IC CTRLR PWM 1PHASE SO-8

L6726A

Manufacturer Part NumberL6726A
DescriptionIC CTRLR PWM 1PHASE SO-8
ManufacturerSTMicroelectronics
TypeStep-Down (Buck)
L6726A datasheet
 


Specifications of L6726A

Internal Switch(s)NoSynchronous RectifierNo
Number Of Outputs1Voltage - OutputAdj to 0.8V
Frequency - Switching270kHzVoltage - Input1.5 ~ 12 V
Operating Temperature-20°C ~ 85°CMounting TypeSurface Mount
Package / Case8-SOIC (3.9mm Width)Output Current1.5 A
Input Voltage4.1 V to 13.2 VOperating Temperature Range- 40 C to + 150 C
Mounting StyleSMD/SMTFor Use With497-9046 - BOARD EVAL BASED ON L6726A497-6364 - BOARD DEMO FOR TS4995EIJT497-6259 - BOARD EVAL 1PH STPDN CONV L6726A
Lead Free Status / RoHS StatusLead free / RoHS CompliantCurrent - Output-
Power - Output-  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
Page 17/35

Download datasheet (987Kb)Embed
PrevNext
L6726A
Type II compensation relies on the zero introduced by the output capacitors bank to achieve
stability. Thus, a needed condition to successfully apply type II compensation is
(usually true when output capacitor is based on electrolytic, aluminium electrolytic or
tantalum capacitor).
To define compensation network components values, the below suggestions may be
followed:
a)
Set the output resistor divider in order to obtain the desired output voltage:
R
FB
---------- -
R
OS
Usual values of R
(consider trade-off between power dissipation on output resistor divider and offset
introduced by FB bias current).
If the desired output voltage is equal to internal reference, R
FB pin can be directly connected to V
b)
Set R
F
the approximated formula:
R
F
If V
OUT
c)
Place F
C
=
F
d)
Place F
C
P
e)
Check that compensation network gain is lower than open loop transconductance
EA gain.
f)
Estimate phase margin obtained (it should be greater than 45°) and repeat,
modifying parameters, if necessary.
V
OUT
=
-------------- 1
V
REF
ranges from some hundreds of Ω to some kΩ
and R
FB
OS
in order to obtain the desired closed loop regulator bandwidth according to
ΔV
F
F
R
1
0dB
ESR
OSC
FB
------------------------------ -
------------------ -
------- -
----------------------------
=
2
V
gm
F
IN
LC
= V
, just consider (R
+R
REF
FB
OS
·
below F
(typically 0.2
F
Z
LC
LC
5
-------------------------------- -
2π R
F
F
LC
·
at 0.5
F
:
P
SW
C
1
F
----------------------------------------------------
------------------------------ -
=
π R
π R
C
F
1
F
F
SW
F
Doc ID 12754 Rev 4
Application details
has to be NC and
OS
.
OUT
+
R
OS
R
OS
)/R
factor equal to 1.
OS
):
F
SW
<
F
F
ESR
0dB
17/35