IC STEP-DOWN SWIFT CONV 10-MSOP

TPS54040DGQ

Manufacturer Part NumberTPS54040DGQ
DescriptionIC STEP-DOWN SWIFT CONV 10-MSOP
ManufacturerTexas Instruments
SeriesSWIFT™, Eco-Mode™
TypeStep-Down (Buck)
TPS54040DGQ datasheet
 


Specifications of TPS54040DGQ

Internal Switch(s)YesSynchronous RectifierNo
Number Of Outputs1Voltage - Output0.8 ~ 39 V
Current - Output500mAFrequency - Switching100kHz ~ 2.5MHz
Voltage - Input3.5 ~ 42 VOperating Temperature-40°C ~ 150°C
Mounting TypeSurface MountPackage / Case10-MSOP Exposed Pad, 10-HMSOP, 10-eMSOP
Mounting StyleSMD/SMTDuty Cycle (max)98 %
Input / Supply Voltage (max)42 VInput / Supply Voltage (min)3.5 V
Maximum Operating Temperature+ 150 CMinimum Operating Temperature- 40 C
Output Current0.5 AOutput Voltage0.8 V to 39 V
Supply Current116 uASwitching Frequency2500 KHz
Dc To Dc Converter TypeStep DownPin Count10
Input Voltage42VSwitching Freq2500KHz
Package TypeHTSSOP EPOutput TypeAdjustable
Switching RegulatorYesMountingSurface Mount
Input Voltage (min)3.5VOperating Temperature ClassificationAutomotive
Lead Free Status / RoHS StatusLead free / RoHS CompliantPower - Output-
Other names296-24228-5  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
Page 24/47

Download datasheet (3Mb)Embed
PrevNext
TPS54040
SLVS918 – MARCH
2009...................................................................................................................................................................................................
www.ti.com
DETAILED DESCRIPTION (continued)
PH
PH
EXT
EXT
IL
IL
Figure 43. Plot of Synchronizing in ccm
Figure 44. Plot of Synchronizing in dcm
PH
EXT
IL
Figure 45. Plot of Synchronizing in PSM
Power Good (PWRGD Pin)
The PWRGD pin is an open drain output. Once the VSENSE pin is between 94% and 107% of the internal
voltage reference the PWRGD pin is de-asserted and the pin floats. It is recommended to use a pull-up resistor
between the values of 10 and 100kΩ to a voltage source that is 5.5V or less. The PWRGD is in a defined state
once the VIN input voltage is greater than 1.5V but with reduced current sinking capability. The PWRGD will
achieve full current sinking capability as VIN input voltage approaches 3V.
The PWRGD pin is pulled low when the VSENSE is lower than 92% or greater than 109% of the nominal internal
reference voltage. Also, the PWRGD is pulled low, if the UVLO or thermal shutdown are asserted or the EN pin
pulled low.
24
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s):
TPS54040