IC STEP-DOWN SWIFT CONV 10-MSOP

TPS54040DGQ

Manufacturer Part NumberTPS54040DGQ
DescriptionIC STEP-DOWN SWIFT CONV 10-MSOP
ManufacturerTexas Instruments
SeriesSWIFT™, Eco-Mode™
TypeStep-Down (Buck)
TPS54040DGQ datasheet
 


Specifications of TPS54040DGQ

Internal Switch(s)YesSynchronous RectifierNo
Number Of Outputs1Voltage - Output0.8 ~ 39 V
Current - Output500mAFrequency - Switching100kHz ~ 2.5MHz
Voltage - Input3.5 ~ 42 VOperating Temperature-40°C ~ 150°C
Mounting TypeSurface MountPackage / Case10-MSOP Exposed Pad, 10-HMSOP, 10-eMSOP
Mounting StyleSMD/SMTDuty Cycle (max)98 %
Input / Supply Voltage (max)42 VInput / Supply Voltage (min)3.5 V
Maximum Operating Temperature+ 150 CMinimum Operating Temperature- 40 C
Output Current0.5 AOutput Voltage0.8 V to 39 V
Supply Current116 uASwitching Frequency2500 KHz
Dc To Dc Converter TypeStep DownPin Count10
Input Voltage42VSwitching Freq2500KHz
Package TypeHTSSOP EPOutput TypeAdjustable
Switching RegulatorYesMountingSurface Mount
Input Voltage (min)3.5VOperating Temperature ClassificationAutomotive
Lead Free Status / RoHS StatusLead free / RoHS CompliantPower - Output-
Other names296-24228-5  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
Page 34/47

Download datasheet (3Mb)Embed
PrevNext
TPS54040
SLVS918 – MARCH
2009...................................................................................................................................................................................................
Under Voltage Lock Out Set Point
The Under Voltage Lock Out (UVLO) can be adjusted using an external voltage divider on the EN pin of the
TPS54040. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power
down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start
switching once the input voltage increases above 8.9V (enabled). After the regulator starts switching, it should
continue to do so until the input voltage falls below 7.9V (UVLO stop).
The programmable UVLO and enable voltages are set using a resistor divider between Vin and ground to the EN
pin.
Equation 2
through
Equation 3
application, a 332kΩ between Vin and EN and a 56.2kΩ between EN and ground are required to produce the 8.9
and 7.9 volt start and stop voltages.
Output Voltage and Feedback Resistors Selection
For the example design, 10.0 kΩ was selected for R2. Using
nearest standard 1% resistor is 52.3 kΩ. Due to current leakage of the VSENSE pin, the current flowing through
the feedback network should be greater than 1
requirement makes the maximum value of R2 equal to 800 kΩ. Choosing higher resistor values will decrease
quiescent current and improve efficiency at low output currents but may introduce noise immunity problems.
Compensation
There are several methods used to compensate DC/DC regulators. The method presented here is easy to
calculate and ignores the effects of the slope compensation that is internal to the device. Since the slope
compensation is ignored, the actual cross over frequency will usually be lower than the cross over frequency
used in the calculations. This method assume the crossover frequency is between the modulator pole and the
esr zero and the esr zero is at least 10 times greater the modulator pole. Use SwitcherPro software for a more
accurate design.
To get started, the modulator pole, fpmod, and the esr zero, fz1 must be calculated using
Equation
42. For Cout, use a derated value of 21.2 f. Use equations
a starting point for the crossover frequency, fco, to design the compensation. For the example design, fpmod is
753 Hz and fzmod is 1505 kHz. Equation 43 is the geometric mean of the modulator pole and the esr zero and
Equation 44
is the mean of modulator pole and the switching frequency.
Equation 44
gives 16.2 kHz. Use the lower value of
For this example, fco is 16.2 kHz. Next, the compensation components are calculated. A resistor in series with a
capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the
compensating pole.
Ioutmax
¦
p mod =
2 ×
p
× Vout × Cout
1
z mod =
¦
2
´ p ´
Resr × Cout
f
f
mod
f
mod
=
´
co
p
z
f
sw
f
f
mod
=
´
co
p
2
To determine the compensation resistor, R4, use
gmps, is 1.9A/V. The output voltage, Vo, reference voltage, VREF, and amplifier transconductance, gmea, are
3.3V, 0.8V and 92 A/V, respectively. R4 is calculated to be 77.1 kΩ, use the nearest standard value of 76.8kΩ.
Use
Equation 46
to set the compensation zero to the modulator pole frequency.
compensating capacitor C5, a 2700 pF is used on the board.
34
Submit Documentation Feedback
can be used to calculate the resistance values necessary. For the example
Equation
A in order to maintain the output voltage accuracy. This
Equation 43
or
Equation 44
Equation
45. Assume the power stage transconductance,
Product Folder Link(s):
TPS54040
www.ti.com
1, R1 is calculated as 52.5 kΩ. The
Equation 41
Equation 43
and
Equation
44, to estimate
Equation 43
yields 33.7 kHz and
for an initial crossover frequency.
Equation 46
yields 2754 pF for
Copyright © 2009, Texas Instruments Incorporated
and
(41)
(42)
(43)
(44)