®
Device Overview
The 89HPES12N3A is a member of the IDT PRECISE™ family of
PCI Express® switching solutions. The PES12N3A is a 12-lane, 3-port
peripheral chip that performs PCI Express packet switching with a
feature set optimized for high performance applications such as servers,
storage, and communications/networking. It provides connectivity and
switching functions between a PCI Express upstream port and two
downstream ports and supports switching between downstream ports.
Features
◆
High Performance PCI Express Switch
– Twelve 2.5Gbps PCI Express lanes
– Three switch ports
– Upstream port configurable up to x4
– Downstream ports configurable up to x4
– Low-latency cut-through switch architecture
– Support for Max Payload Sizes up to 2048 bytes
– One virtual channel
– Eight traffic classes
– PCI Express Base Specification Revision 1.1 compliant
Block Diagram
Frame Buffer
Transaction Layer
Data Link Layer
Multiplexer/Demultiplexer
Phy
Phy
Phy
Phy
Logical
Logical
Logical
Logical
Layer
Layer
Layer
Layer
SerDes
SerDes
SerDes
SerDes
One x4 Upstream Port and Two x4 Downstream Ports
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
© 2010 Integrated Device Technology, Inc.
12-lane 3-Port
PCI Express® Switch
◆
Flexible Architecture with Numerous Configuration Options
– Automatic per port link width negotiation to x4, x2 or x1
– Automatic lane reversal on all ports
– Automatic polarity inversion on all lanes
– Ability to load device configuration from serial EEPROM
◆
Legacy Support
– PCI compatible INTx emulation
– Bus locking
Highly Integrated Solution
◆
– Requires no external components
– Incorporates on-chip internal memory for packet buffering and
– Integrates twelve 2.5 Gbps embedded SerDes with 8B/10B
◆
Reliability, Availability, and Serviceability (RAS) Features
– Supports ECRC and Advanced Error Reporting
– Internal end-to-end parity protection on all TLPs ensures data
– Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O
– Compatible with Hot-Plug I/O expanders used on PC and
3-Port Switch Core
Port
Route Table
Arbitration
Transaction Layer
Data Link Layer
Multiplexer/Demultiplexer
Phy
Phy
Phy
Phy
Logical
Logical
Logical
Logical
Layer
Layer
Layer
Layer
SerDes
SerDes
SerDes
SerDes
12 PCI Express Lanes
Figure 1 Internal Block Diagram
1 of 31
89HPES12N3A
Data Sheet
queueing
encoder/decoder (no separate transceivers needed)
integrity even in systems that do not implement end-to-end
CRC (ECRC)
server motherboards
Scheduler
Scheduler
Transaction Layer
Data Link Layer
Multiplexer/Demultiplexer
Phy
Phy
Phy
Phy
Logical
Logical
Logical
Logical
Layer
Layer
Layer
Layer
SerDes
SerDes
SerDes
SerDes
April 9, 2010
DSC 6922