®
Device Overview
The 89HPES12NT3 is a member of the IDT PRECISE™ family of
PCI Express® switching solutions offering the next-generation I/O inter-
connect standard. The PES12NT3 is a 12-lane, 3-port peripheral chip
that performs PCI Express Base switching with a feature set optimized
for high performance applications such as servers, storage, and commu-
nications/networking. It provides high-performance I/O connectivity and
switching functions between a PCIe® upstream port, a transparent
downstream port, and a non-transparent downstream port.
With non-transparent bridging (NTB) functionality, the PES12NT3
can be used standalone or as a chipset with IDT PCIe System Intercon-
nect Switches in multi-host and intelligent I/O applications such as
communications, storage, and blade servers where inter-domain
communication is required.
Features
◆
High Performance PCI Express Switch
– Twelve PCI Express lanes (2.5Gbps), three switch ports
– Delivers 48 Gbps (6 GBps) of aggregate switching capacity
– Low latency cut-through switch architecture
– Support for Max Payload size up to 2048 bytes
– Supports one virtual channel and eight traffic classes
– PCI Express Base specification Revision 1.0a compliant
Block Diagram
Frame Buffer
Transaction Layer
Data Link Layer
Multiplexer / Demultiplexer
Phy
Phy
Logical
Logical
Logical
...
Layer
Layer
SerDes
SerDes
SerDes
x4 Upstream Port and Two x4 Downstream Ports
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
© 2009 Integrated Device Technology, Inc.
12-lane 3-Port Non-Transparent
PCI Express® Switch
◆
Flexible Architecture with Numerous Configuration Options
– Port arbitration schemes utilizing round robin
– Supports automatic per port link width negotiation (x4, x2, or
– Static lane reversal on all ports
– Automatic polarity inversion on all lanes
– Supports locked transactions, allowing use with legacy soft-
– Ability to load device configuration from serial EEPROM
– Ability to control device via SMBus
◆
Non-Transparent Port
– Crosslink support on NTB port
– Four mapping windows supported
– Interprocessor communication
– Allows up to sixteen masters to communicate through the non-
– No limit on the number of supported outstanding transactions
– Completely symmetric non-transparent bridge operation
– Supports direct connection to a transparent or non-transparent
3-Port Switch Core
Port
Route Table
Arbitration
Transaction Layer
Data Link Layer
Multiplexer / Demultiplexer
Phy
Phy
Phy
Phy
Logical
Logical
Logical
...
Layer
Layer
Layer
Layer
SerDes
SerDes
SerDes
12 PCI Express Lanes
Figure 1 Internal Block Diagram
1 of 29
89HPES12NT3
Data Sheet
x1)
ware
• Each may be configured as a 32-bit memory or I/O window
• May be paired to form a 64-bit memory window
• Thirty-two inbound and outbound doorbells
• Four inbound and outbound message registers
• Two shared scratchpad registers
transparent port
through the non-transparent bridge
allows similar/same configuration software to be run
port of another switch
Scheduler
Transaction Layer
Non-
Transparent
Bridge
Data Link Layer
Multiplexer / Demultiplexer
Phy
Phy
Phy
Logical
Logical
Logical
...
Layer
Layer
Layer
SerDes
SerDes
SerDes
Inc.
February 19, 2009
DSC 6929