IDT89HPES16T7ZHBX

Manufacturer Part NumberIDT89HPES16T7ZHBX
DescriptionIC PCI SW 16LANE 7PORT 320-SBGA
ManufacturerIDT, Integrated Device Technology Inc
IDT89HPES16T7ZHBX datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of IDT89HPES16T7ZHBX

Lead Free Status / RoHS StatusContains lead / RoHS non-compliantOther names89HPES16T7ZHBX
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
Page 13/33

Download datasheet (751Kb)Embed
PrevNext
IDT 89HPES16T7 Data Sheet
System Clock Parameters
Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 13 and 14.
Parameter
PEREFCLK
Refclk
Input reference clock frequency range
FREQ
2
Refclk
Duty cycle of input clock
DC
T
, T
Rise/Fall time of input clocks
R
F
V
Differential input voltage swing
SW
T
Input clock jitter (cycle-to-cycle)
jitter
R
Termination Resistor
T
1.
The input clock frequency will be either 100 or 125 MHz depending on signal REFCLKM.
2.
ClkIn must be AC coupled. Use 0.01 — 0.1 µF ceramic capacitors.
3.
RCUI (Reference Clock Unit Interval) refers to the reference clock period.
4.
AC coupling required.
AC Timing Characteristics
Parameter
PCIe Transmit
UI
Unit Interval
T
Minimum Tx Eye Width
TX-EYE
T
Maximum time between the jitter median and maximum
TX-EYE-MEDIAN-to-
deviation from the median
MAX-JITTER
T
, T
D+ / D- Tx output rise/fall time
TX-RISE
TX-FALL
T
Minimum time in idle
TX- IDLE-MIN
T
Maximum time to transition to a valid Idle after sending
TX-IDLE-SET-TO-
an Idle ordered set
IDLE
T
Maximum time to transition from valid idle to diff data
TX-IDLE-TO-DIFF-
DATA
T
Transmitter data skew between any 2 lanes
TX-SKEW
PCIe Receive
UI
Unit Interval
T
Minimum Receiver Eye Width (jitter tolerance)
RX-EYE (with jitter)
T
Max time between jitter median & max deviation
RX-EYE-MEDIUM TO
MAX JITTER
T
Unexpected Idle Enter Detect Threshold Integration Time
RX-IDLE-DET-DIFF-
ENTER TIME
T
Lane to lane input skew
RX-SKEW
Description
Min
4
Table 9 Input Clock Requirements
Description
Min
399.88
399.88
Table 10 PCIe AC Timing Characteristics
13 of 33
Typical
Max
1
100
125
40
50
60
0.2*RCUI
0.6
1.6
125
110
1
1
1
Typical
Max
400
400.12
0.7
.9
0.15
50
90
50
20
20
500
1300
400
400.12
0.4
0.3
10
20
Unit
MHz
%
3
RCUI
V
ps
Ohms
Units
ps
UI
UI
ps
UI
UI
UI
ps
ps
UI
UI
ms
ns
March 25, 2008

Related parts for IDT89HPES16T7ZHBX

Part Number DescriptionManufacturer Datasheet
  IDT89HPES16T7ZHBXG Integrated Device Technology, Inc.
  IDT89HPES12N3A1ZCBCG8 IC PCI SW 12LANE 3PORT 324-BGA IDT, Integrated Device Technology Inc
  IDT89HPES16NT2ZBBC8 IC PCI SW 16LANE 2PORT 484-CABGA IDT, Integrated Device Technology Inc
  IDT89HPES16NT2ZBBCG8 IC PCI SW 16LANE 2PORT 484-CABGA IDT, Integrated Device Technology Inc
  IDT89HPES12NT3ZBBC8 IC PCI SW 12LANE 3PORT 324-BGA IDT, Integrated Device Technology Inc
  IDT89HPES12NT3ZBBCG8 IC PCI SW 12LANE 3PORT 324-BGA IDT, Integrated Device Technology Inc
  IDT89HPES16T4ZHBC IC PCI SW 16LANE 4PORT 484-CABGA IDT, Integrated Device Technology Inc
  IDT89HPES16T4ZHBCG IC PCI SW 16LANE 4PORT 484-CABGA IDT, Integrated Device Technology Inc
  IDT89HPES12N3YCBC IC PCI SW 12LANE 3PORT 324-BGA IDT, Integrated Device Technology Inc
  IDT89HPES12N3YCBCG IC PCI SW 12LANE 3PORT 324-BGA IDT, Integrated Device Technology Inc
  IDT89HPES12T3G2ZABC8 IC PCI SW 12LANE 3PORT 324-BGA IDT, Integrated Device Technology Inc
  IDT89HPES12T3G2ZABCG8 IC PCI SW 12LANE 3PORT 324-BGA IDT, Integrated Device Technology Inc
  IDT89HPES16NT2ZBBC IC PCI SW 16LANE 2PORT 484-CABGA IDT, Integrated Device Technology Inc
  IDT89HPES16NT2ZBBCG IC PCI SW 16LANE 2PORT 484-CABGA IDT, Integrated Device Technology Inc
  IDT89HPES12N3A1ZCBCG IC PCI SW 12LANE 3PORT 324-BGA IDT, Integrated Device Technology Inc