ADMC201AP Analog Devices Inc, ADMC201AP Datasheet
ADMC201AP
Specifications of ADMC201AP
Available stocks
Related parts for ADMC201AP
ADMC201AP Summary of contents
Page 1
FEATURES Analog Input Block 11-Bit Resolution Analog-to-Digital (A/D) Converter 7 Single-Ended (SE) Analog Inputs 4 Simultaneously Sampled Analog Inputs Expansion with 4 Multiplexed Inputs 3.2 s Conversion Time/Channel 0 V–5 V Analog Input Range Internal 2.5 V Reference PWM ...
Page 2
... Measurements made with external reference. 2 Tested with PWM Switching Frequency of 25 kHz. Specifications subject to change without notice 5%; AGND = DGND = 0 V; REFIN = 2.5 V; External Clock = 12.5 MHz – +85 C unless otherwise noted) A ADMC201AP Units 1 11 Bits 2 LSB max 2 LSB max 5 LSB max ...
Page 3
Table I. Timing Specifications (V Number Symbol 1 t clk per 2 t clk pwh 3 t clk pwl 4 t csb_wrb addr_wrb data_wrb wrb_data wrb_addr hd 9 ...
Page 4
... Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality Figure 4. Read Cycle Timing Diagram Part DD Number DD DD ADMC201AP DD DD –4– ORDERING GUIDE Temperature Package Package Range Description Option – +85 C 68-Pin PLCC P-68A WARNING! ESD SENSITIVE DEVICE REV. B ...
Page 5
Pin Mnemonic Type Description 1 D9 BIDIR Data Bit 9 2 D10 BIDIR Data Bit 10 3 D11 BIDIR Data Bit 11, MSB 4 PIO0 BIDIR Programmable Digital I/O Bit 0 5 PIO1 BIDIR Programmable Digital I/O Bit 1 6 ...
Page 6
ADMC201 ANALOG INPUT BLOCK The ADMC201 contains an 11-bit resolution, successive approxi- mation analog-to-digital (A/D) converter with twos complement output data format. The analog input range is 2 V–5 V) with a 2.5 V offset as defined by ...
Page 7
PWM TIMER BLOCK OVERVIEW The PWM timers have 12-bit resolution and support program- mable pulse deletion and deadtime. The ADMC201 generates three center-based signals A, B and C based upon user-supplied duty cycles values. The three signals are then complemented ...
Page 8
ADMC201 VECTOR TRANSFORMATION BLOCK OVERVIEW The Vector Transformation Block performs both Park and Clarke coordinate transformations to control a three-phase motor (Permanent Magnet Synchronous Motor or Induction Motor) via independent control of the decoupled rotor torque and flux currents. The ...
Page 9
Reverse Clarke Transformation The first operation is the Clarke transformation in which the three-phase motor current signals ( sine and cosine orthogonal signals (I and I x represent the equivalent currents in a two-phase ac machine and ...
Page 10
ADMC201 INTERRUPT GENERATION There are three interrupt sources on the ADMC201 that may be independently enabled to generate interrupts. The first inter- rupt source is the Analog Input Block, which, if enabled, generates an interrupt at the end of conversion. ...
Page 11
ADDRESS BUS A0–A15 ADDRESS DECODE IS EN TMS320C20 INTn TMS320C25 STRB TMS320C25-50 R/W CLKOUT1 D0–D15 DATA BUS Figure 12. TI Second Generation Devices TMS320C20/ C25/C25–50 In the case of the ADSP-2171/2181, the system clock is inter- nally scaled ...
Page 12
ADMC201 Name RHO PHIP1/VD PHIP2/VQ PHIP3 RHOP PWMTM PWMCHA PWMCHB PWMCHC PWMDT PWMPD PIOCTRL PIODATA SYSCTRL Name ID/PHV1/VX IQ/PHV2 IX/PHV3 IY/VY ADCV ADCW ADCAUX ADCU PIODATA SYSCTRL SYSSTAT Table III. Write Registers Register Function 3 2 ...
Page 13
Table V. System Control (SYSCTRL) Registers Bit Function 0 Auxiliary Channel Selection 1 Auxiliary Channel Selection 3 Enables U Channel Conversion (1 = Enable) Two-/Three-Phase Mode 4 Enables AUX Channel Conversion (0 = Disable Enable) 5 Divide External ...
Page 14
ADMC201 Table VIII. System Status Register (SYSSTAT) Bit Function 0 A/D Conversion Completion Interrupt (1 = True) 1 Vector Transformation Completion Interrupt (1 = True) 2 Digital I/O Change of State Interrupt (1 = True) 4 Rotation Results are Valid ...
Page 15
PIN 1 IDENTIFIER TOP VIEW (PINS DOWN 0.954 (24.23) 0.950 (24.13) REV. B OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 68-Lead Plastic Leaded Chip Carrier (P-68A) 0.175 (4.45) 0.169 (4.29) SQ ...