HCPL-2602-000E Avago Technologies US Inc., HCPL-2602-000E Datasheet - Page 12

• Manufacturer Part Number: HCPL-2602-000E
• Description: OPTOCOUPLER LOG-OUT 1CHAN 8-DIP
• Manufacturer: Avago Technologies US Inc.
• Type: Line Receiverr

Specifications of HCPL-2602-000E

• Package / Case: 8-DIP (0.300", 7.62mm)
• Voltage - Isolation: 3750Vrms
• Input Type: AC, DC
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Through Hole
• Isolation Voltage: 3750 Vrms
• Maximum Continuous Output Current: 50 mA
• Maximum Fall Time: 0.01 us
• Maximum Forward Diode Current: 60 mA
• Output Device: Integrated Photo IC
• Configuration: 1 Channel
• Maximum Baud Rate: 10 MBd
• Maximum Forward Diode Voltage: 2.7 V
• Maximum Reverse Diode Voltage: 0.95 V
• Maximum Power Dissipation: 40 mW
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Number Of Elements: 1
• Output Type: Open Collector
• Baud Rate: 10Mbps
• Forward Voltage: 2.7V
• Forward Current: 60mA
• Output Current: 50mA
• Package Type: PDIP
• Operating Temp Range: 0C to 70C
• Power Dissipation: 40mW
• Propagation Delay Time: 75ns
• Pin Count: 8
• Mounting: Through Hole
• Reverse Breakdown Voltage: 0.95V
• Operating Temperature Classification: Commercial
• No. Of Channels: 1
• Optocoupler Output Type: Logic Gate
• Input Current: 60mA
• Output Voltage: 5.5V
• Opto Case Style: DIP
• No. Of Pins: 8
• Input Current Max: 60mA
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 516-1662-5

Using the HCPL-2602/12 Line
Receiver Optocouplers
The primary objectives to fulfill
when connecting an optocoupler
to a transmission line are to
provide a minimum, but not
excessive, LED current and to
properly terminate the line. The
internal regulator in the HCPL-
2602/12 simplifies this task.
Excess current from variable
drive conditions such as line
length variations, line driver
differences, and power supply
fluctuations are shunted by the
regulator. In fact, with the LED
current regulated, the line current
can be increased to improve the
immunity of the system to
differential-mode-noise and to
enhance the data rate capability.
The designer must keep in mind
the 60 mA input current
maximum rating of the HCPL-
2602/12 in such cases, and may
need to use series limiting or
shunting to prevent overstress.
Design of the termination circuit
is also simplified; in most cases
the transmission line can simply
be connected directly to the input
terminals of the HCPL-2602/12
without the need for additional
series or shunt resistors. If
reversing line drive is used it may
be desirable to use two HCPL-
2602/12 or an external Schottky
diode to optimize data rate.
Polarity Non-Reversing Drive
High data rates can be obtained
with the HCPL-2602/12 with
polarity non-reversing drive.
Figure (a) illustrates how a
74S140 line driver can be used
with the HCPL-2602/12 and
shielded, twisted pair or coax
cable without any additional
components. There are some
reflections due to the “active
termination,” but they do not
12
interfere with circuit perform-
ance because the regulator
clamps the line voltage. At longer
line lengths, t
than t
threshold is not exactly halfway
between asymptotic line
conditions. If optimum data rate
is desired, a series resistor and
peaking capacitor can be used to
equalize t
the peaking capacitance should be
as large as possible; however, if it
is too large it may keep the
regulator from achieving turn-off
during the negative (or zero)
excursions of the input signal. A
safe rule:
make C 16t
where:
C = peaking capacitance in
Polarity Reversing Drive
A single HCPL-2602/12 can also
be used with polarity reversing
drive (Figure b). Current reversal
is obtained by way of the
substrate isolation diode
(substrate to collector). Some
reduction of data rate occurs,
however, because the substrate
diode stores charge, which must
be removed when the current
changes to the forward direction.
The effect of this is a longer t
This effect can be eliminated and
data rate improved considerably
by use of a Schottky diode on the
input of the HCPL-2602/12.
For optimum noise rejection as
well as balanced delays, a split-
phase termination should be used
along with a flip-flop at the output
(Figure c). The result of current
reversal in split-phase operation
is seen in Figure (c) with switches
A and B both OPEN. The coupler
t = data bit interval in
picofarads
nanoseconds
PHL
since the switching
PLH
and t
PLH
increases faster
PHL
. In general,
PHL
.
inputs are then connected in
ANTI-SERIES; however, because
of the higher steady-state termina-
tion voltage, in comparison to the
single HCPL-2602/12 termination,
the forward current in the
substrate diode is lower and
consequently there is less junction
charge to deal with when
switching.
Closing switch B with A open is
done mainly to enhance common
mode rejection, but also reduces
propagation delay slightly because
line-to-line capacitance offers a
slight peaking effect. With
switches A and B both CLOSED,
the shield acts as a current return
path which prevents either input
substrate diode from becoming
reversed biased. Thus the data
rate is optimized as shown in
Figure (c).
Improved Noise Rejection
Use of additional logic at the
output of two HCPL-2602/12s,
operated in the split phase
termination, will greatly improve
system noise rejection in addition
to balancing propagation delays
as discussed earlier.
A NAND flip-flop offers infinite
common mode rejection (CMR)
for NEGATIVELY sloped common
mode transients but requires t
> t
flip-flop has infinite CMR for
POSITIVELY sloped transients
but requires t
operation. An exclusive-OR flip-
flop has infinite CMR for common
mode transients of EITHER
polarity and operates with either
t
With the line driver and
transmission line shown in Figure
(c), t
preferred in the R-S flip-flop. A
higher drive amplitude or
PHL
PLH
> t
PHL
for proper operation. A NOR
PLH
> t
PLH
or t
, so NAND gates are
PHL
PHL
< t
< t
PLH
PLH
for proper
.
PHL