SI3220PPT0-EVB Silicon Laboratories Inc, SI3220PPT0-EVB Datasheet
SI3220PPT0-EVB
Specifications of SI3220PPT0-EVB
Related parts for SI3220PPT0-EVB
SI3220PPT0-EVB Summary of contents
Page 1
Features Performs all BORSCHT functions Ideal for applications kft Internal balanced and unbalanced ringing (Si3220) External bulk ringer support (Si3225) Software-programmable parameters: Ringing frequency, amplitude, cadence, ...
Page 2
Si3220/25 Si3200/02 2 Rev. 1.3 ...
Page 3
Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Si3220/25 Si3200/02 1. Electrical Specifications Table 1. Absolute Maximum Ratings and Thermal Information Parameter Si3220/Si3225 Supply Voltage STIPAC, STIPDC, SRINGAC, SRINGDC Current Input Current, Digital Pins Input Voltage, Digital Pins Analog Ground Differential Voltage (GND1 to ePad, GND2 to ePad ...
Page 5
Table 1. Absolute Maximum Ratings and Thermal Information Parameter High Battery Supply Voltage Low Battery Supply Voltage TIP or RING Voltage TIP or RING Current Thermal Information Operating temperature (All devices) Storage temperature (All devices) Thermal Resistance (Si3220/Si3225) Thermal Resistance ...
Page 6
Si3220/25 Si3200/02 Table 2. Recommended Operating Conditions Parameter Ambient Temperature Ambient Temperature Supply Voltage, Si3220/Si3225 Supply Voltage, Si3200/Si3202 High Battery Supply Voltage, Si3200 Low Battery Supply Voltage, Si3200 High Battery Supply Voltage, Si3202 Low Battery Supply Voltage, Si3202 *Note: All ...
Page 7
Table 3. 3.3 V Power Supply Characteristics = = ( – °C for K/F-Grade, – °C for B/G-Grade) DD DD1 DD4 A Parameter Symbol V Supply Current I DD ...
Page 8
Si3220/25 Si3200/02 Table 3. 3.3 V Power Supply Characteristics = = ( – °C for K/F-Grade, – °C for B/G-Grade) DD DD1 DD4 A Parameter Symbol Chipset Power P ...
Page 9
Table Power Supply Characteristics = = ( – °C for K/F-Grade, – °C for B/G-Grade) DD DD1 DD4 A Parameter Symbol V – V Supply I ...
Page 10
Si3220/25 Si3200/02 Table Power Supply Characteristics = = ( – °C for K/F-Grade, – °C for B/G-Grade) DD DD1 DD4 A Parameter Symbol V Supply Current ...
Page 11
Table 5. AC Characteristics = ( – V 3. DD1 DD4 A Parameter Overload Level Overload Compression 1 Single Frequency Distortion Signal-to-(Noise + Distortion) 2 Ratio Audio Tone Generator Signal-to- 2 Distortion Ratio ...
Page 12
Si3220/25 Si3200/02 Table 5. AC Characteristics (Continued – V 3. DD1 DD4 A Parameter 6 Idle Channel Noise PSRR from V – V DD1 DD4 PSRR from V BAT Longitudinal to ...
Page 13
Table 6. Linefeed Characteristics = ( – V 3. DD1 DD4 A Parameter Maximum Loop Resistance (adaptive 1 linefeed disabled ) Maximum Loop Resistance (adaptive 1 linefeed enabled ) DC Loop Current Accuracy ...
Page 14
Si3220/25 Si3200/02 Table 6. Linefeed Characteristics (Continued – V 3. DD1 DD4 A Parameter Loop Voltage Sense Accuracy Loop Current Sense Accuracy Power Alarm Threshold Accuracy Notes: 1. Adaptive linefeed is ...
Page 15
Table 8. Si3200/2 Characteristics = = (V 3. °C for K/F-Grade, – °C for B/G-Grade Parameter TIP/RING Pulldown Transistor Satura- tion Voltage TIP/RING Pullup Transistor Saturation Voltage Battery Switch ...
Page 16
Si3220/25 Si3200/02 Table 10. DC Characteristics ( – V 3. DD1 DD4 A Parameter Symbol High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage ...
Page 17
Table 12. Switching Characteristics—SPI ( – 3. DD1 DD4 A 1 Parameter 2 Cycle Time SCLK Rise Time, SCLK Fall Time, SCLK Delay Time, SCLK Fall to SDO Active Delay Time, ...
Page 18
Si3220/25 Si3200/02 Table 13. Switching Characteristics—PCM Highway Interface = ( – V 3. DD1 DD4 A Parameter PCLK Period Valid PCLK Inputs 2 FSYNC Period PCLK Duty Cycle Tolerance PCLK Period Jitter Tolerance ...
Page 19
PCLK FSYNC DRX DTX Figure 2. PCM Highway Interface Timing Diagram Si3220/25 Si3200/ ...
Page 20
Si3220/25 Si3200/02 Table 14. Switching Characteristics—GCI Highway Serial Interface = ( – V 3. DD1 DD4 A 1 Parameter PCLK Period (2.048 MHz PCLK Mode) PCLK Period (4.096 MHz PCLK Mode) 2 FSYNC ...
Page 21
PCLK t su1 FSYNC Frame 0, DRX Bit DTX Figure 4. GCI Highway Interface Timing Diagram (4.096 MHz PCLK Mode) Acceptable Region Figure 5. Transmit and Receive Path SNDR Si3220/25 Si3200/ ...
Page 22
Si3220/25 Si3200/02 Fundamental Output Power (dBm0) Figure 6. Overload Compression Performance 5 0 −5 −10 −15 −20 −25 −30 −35 −40 −45 0 250 500 750 1000 1250 1500 1750 2000 2250 2500 2750 3000 3250 3500 3750 4000 4250 ...
Page 23
5 0 −5 −10 −15 −20 −25 −30 −35 −40 −45 0 250 500 750 1000 1250 1500 1750 2000 2250 2500 2750 3000 3250 3500 3750 4000 4250 4500 4750 5000 0.4 0.2 0 −0.2 −0.4 −0.6 −0.8 −1 ...
Page 24
Si3220/25 Si3200/02 1100 1000 900 800 700 600 500 400 300 200 100 0 200 400 600 800 1000 1200 1400 1600 1800 2000 2200 2400 2600 2800 3000 3200 3400 Figure 9. Transmit Group Delay Distortion 1100 1000 900 ...
Page 25
Si3220/25 Si3200/02 Rev. 1.3 25 ...
Page 26
Si3220/25 Si3200/02 26 Rev. 1.3 ...
Page 27
Si3220/25 Si3200/02 Rev. 1.3 27 ...
Page 28
Si3220/25 Si3200/02 2. Bill of Materials Table 15. Si3220 + Si3200 External Component Values Component Value C1, C2, C11, C12 100 nF, 100 V, X7R, ±20% Filter capacitors for TIP, RING ac-sensing inputs. C3, C4, C13, C14 10 nF, 100 ...
Page 29
Table 17. Si3225 + Si3200 External Component Values Component C1, C2, C11, C12 100 nF, 100 V, X7R, ±20% Filter capacitors for TIP, RING ac sensing inputs. C3, C4, C13, C14 10 nF, 100 V, X7R, ±20% C5, C6, C15, ...
Page 30
Si3220/25 Si3200/02 3. Functional Description ® The Dual ProSLIC chipset is a three-chip integrated solution that provides all SLIC, codec, and DTMF detection/decoding functions needed for a complete dual-channel analog telephone interface. Intended for multiple-channel long-loop ( kft) ...
Page 31
Power Supply Sequencing Note: This section applies to Si3200 revision E only. To ensure proper operation, the following power sequencing guidelines should be followed: V should be allowed to reach its steady state DD voltage at least 20 ms ...
Page 32
Si3220/25 Si3200/02 battery supply that is provided. Because the battery supply depends on the state of the input supply (i.e., charging, discharging, or battery backup mode), the user must decide how much loop current is required and determine the maximum ...
Page 33
Linefeed Operation States The linefeed interface includes eight different operating states as shown in Table 18. The linefeed register settings (LF[2:0], linefeed register) are also listed. The open state is the default condition in the absence of any pre-loaded ...
Page 34
Si3220/25 Si3200/02 Table 19. Register and RAM Locations for Linefeed Control Parameter Register/ Mnemonic Linefeed LINEFEED Linefeed Shadow LINEFEED Battery Feed Control RLYCON Loop Current Limit On-Hook Line Voltage Common Mode Voltage V Delta for Off-Hook VOCDELTA OC V Delta ...
Page 35
VOCDELTA kOhms Figure 16. Adaptive Linefeed V/I Behavior When the Si3220/Si3225 is used with the Si3200/2 linefeed device, the source impedance of the dc feed is 640 Ω before the ...
Page 36
Si3220/25 Si3200/02 transition point. In the case of the discrete bipolar linefeed, since the source impedance is 320 Ω both before and after the adaptive linefeed transition, the V/I curve exhibits no discontinuity at the transition points when VOCDELTA = ...
Page 37
V -20 V -40 V -48 V VOC DELTA - RING Figure 17. Ground Start V 3.6. Linefeed Calibration An internal calibration algorithm corrects for internal and external component errors. The calibration is initiated by ...
Page 38
Si3220/25 Si3200/02 Table 21. Register and RAM Locations Used for Loop Monitoring Parameter Register/RAM Mnemonic Loop Voltage Sense VLOOP (V – TIP RING TIP Voltage Sense VTIP RING Voltage Sense VRING Loop Current Sense ILOOP Battery Voltage Sense ...
Page 39
Transistor Power Equations (Using Discrete Transistors) When using the Si3220 or Si3225 with discrete bipolar transistors possible to control the total power of the solution by individually regulating the power in each discrete transistor. Figure 18 illustrates ...
Page 40
Si3220/25 Si3200/02 When the THERM pin is connected from the Si3220 or Si3225 to the Si3200/2 (indicating the presence of an Si3200/2), the resolution of the PTH12 and PSUM RAM locations is modified from 498 µW/LSB to 1059.6 µW/ LSB. ...
Page 41
Table 22. Register and RAM Locations Used for Power Monitoring and Power Fault Detection Parameter Si3200/2 Total Power Output Monitor Si3200/2 Power Alarm Interrupt Pending Si3200/2 Power Alarm Interrupt Enable Q1/Q2 Power Alarm Threshold (discrete) Q1/Q2 Power Alarm Threshold (Si3200/2) ...
Page 42
Si3220/25 Si3200/02 3.9. Automatic Dual Battery Switching The Dual ProSLIC chipsets provide the ability to switch between several user-provided battery supplies to aid thermal management. Two specific scenarios where this method may be required follow: Ringing to off-hook state transition ...
Page 43
Table 23. Register and RAM Locations Used for Battery Switching Parameter High Battery Detect Threshold Low Battery Detect Threshold Ringing Battery Switch (Si3220 only) Battery Select Indicator Battery Switching LPF *Note: Usable range for BATHTH and BATLTH is limited to ...
Page 44
Si3220/25 Si3200/02 When generating a high-voltage ringing amplitude using the Si3220, the power dissipated during the OHT state typically increases due to operating from the ringing battery supply in this mode. To reduce power, the chipset provides the ability to ...
Page 45
Loop Closure Detection Loop closure detection is required to accurately signal a terminal device going off-hook during the Active, On- Hook Transmission (forward or reverse polarity), and ringing linefeed states. The functional blocks required to implement a loop closure ...
Page 46
Si3220/25 Si3200/02 Table 25. Register and RAM Locations Used for Loop Closure Detection Parameter Register/RAM Loop Closure Interrupt Pending Loop Closure Interrupt Enable Linefeed Shadow Loop Closure Detect Status Loop Closure Detect Debounce Interval Loop Current Sense Loop Closure Threshold ...
Page 47
The output of the debounce filter remains in its present state unless the input remains in the opposite state for the entire period of time programmed by the loop closure debounce interval, LONGDBI. If the debounce interval is satisfied, the ...
Page 48
Si3220/25 Si3200/02 Table 27. State Transitions During Ground Key Detection # Loop State 1 LOOP OPEN 2 RING-GND 3 RING-GND (FWD-ACTIVE) 4 LOOP CLOSURE (FWD-ACTIVE) 5 LOOP OPEN (FWD-ACTIVE Input LONG Signal I Processor Q5 ...
Page 49
Table 28. Register and RAM Locations Used for Ground Key Detection Register/ Parameter Mnemonics Ground Key Interrupt Pending IRQVEC2 Ground Key Interrupt Enable Ground Key Linefeed Shadow LINEFEED Ground Key Detect Status LCRRTP Ground Key Detect Debounce LONGDBI Interval Longitudinal ...
Page 50
Si3220/25 Si3200/02 3.12. Ringing Generation ® The Si3220-based Dual ProSLIC balanced ringing waveform with or without dc offset. The ringing frequency, cadence, waveshape, and dc offset are register-programmable. Using a balanced ringing scheme, the ringing signal is applied to both ...
Page 51
Table 29. Register and RAM Locations Used for Ringing Generation Parameter Register/RAM Mnemonic Ringing Waveform RINGCON Ringing Active Timer Enable RINGCON Ringing Inactive Timer RINGCON Enable Ringing Oscillator Enable RINGCON Monitor Ringing Oscillator Active RINGTALO/ Timer RINGTAHI Ringing Oscillator Inactive ...
Page 52
Si3220/25 Si3200/02 3.12.1. Internal Sinusoidal Ringing A sinusoidal ringing waveform is generated by the on- chip digital tone generator. The tone generator used to generate ringing tones is a two-pole resonator with a programmable frequency and amplitude. Since ringing frequencies ...
Page 53
V RING Si3220 DC Offset GND V TIP DC Offset V OFF -80V V RING V BATR Figure 25. Internal Unbalanced Ringing To enable unbalanced ringing, set the RINGUNB bit of the RINGCON register. As with internal balanced ringing, the ...
Page 54
Si3220/25 Si3200/02 3.14.2. External Unbalanced Ringing The Si3225 supports centralized, unbalanced ringing schemes by providing a ringing relay driver as well as inputs from an external ring trip circuit. Using this scheme, line-card designers can use the Dual ProSLIC chipset ...
Page 55
Ringtrip Timeout Counter The Dual ProSLIC incorporates a ringtrip timeout counter, RTCOUNT, that will monitor the status of the ringing control. When exiting ringing, the Dual ProSLIC will allow the ringtrip timeout counter a sufficient amount of time (RTCOUNT ...
Page 56
Si3220/25 Si3200/02 Table 30. Recommended Values for Ring Trip Registers and RAM Addresses Ringing Ringing DC Method Frequency Offset Added? Yes 16– Internal Yes (Si3220) 33– 16–32 Hz Yes External (Si3225) 33–60 Hz Yes Notes: 1. ...
Page 57
The Si3220 can also add a dc offset component to the ringing signal and detect a ring trip event by monitoring the dc loop current flowing once the terminal equipment transitions to the off-hook state. Although adding dc offset reduces ...
Page 58
Si3220/25 Si3200/02 Si3220/ Si3225 Figure 29. Driving Relays with V The maximum allowable R value can be calculated with the following equation: DRV MaxR DRV Table 32. Recommended R ProSLIC V Relay V DD 3.3 V ±5% 3.3 V ±5% ...
Page 59
Si3220/25 Si3200/02 Rev. 1.3 59 ...
Page 60
Si3220/25 Si3200/ OFF RING 510 Ω 806 kΩ 806 kΩ Si3225 Figure 31. Si3225 External Ring Trip Circuitry 3.16.1. Ringing Relay Activation During Zero Crossings The Si3225 is for applications that use a centralized ringing generator ...
Page 61
Setting the linefeed register to the opposite polarity immediately reverses (hard reversal) the line polarity. For example, to transition from Forward Active mode to Reverse Active mode changes LF[2:0] from 001 to 101. Polarity reversal is accommodated in the OHT ...
Page 62
Si3220/25 Si3200/02 3.18. Two-Wire Impedance Synthesis Two-wire impedance synthesis is performed on-chip to optimally match the output impedance of the Dual ProSLIC to the impedance of the subscriber loop thus minimizing the receive path signal reflected back onto the transmit ...
Page 63
ON, the IIR filter experiences a discontinuity in the input signal. By writing power-down register 124 (decimal) with 0xC0, the clocks to the digital synthesis filter are forced to be continuously ON at all times, and ...
Page 64
Si3220/25 Si3200/02 8 kHz Clock OSCnEN Zero 16-Bit Cross Modulo OSCnTA Logic Expire Counter OSCnTI Expire OSCnTA OSCnTAEN OSCnTI OSCnTIEN *Tone Generator 1 Only n = "1" or "2" for Tone Generator 1 and 2, respectively 3.20.2. Oscillator Frequency and ...
Page 65
To enable automatic cadence for tone generator 1, define the OSC1TA and OSC1TI registers and set the OSC1TAEN and OSC1TIEN bits. This enables each of the timers to control the state of the oscillator enable bit, OSC1EN. The 16-bit counter ...
Page 66
Si3220/25 Si3200/02 OSC1EN ... ... 0,1 , OSC1TA ENSYNC1 Tone Gen. 1 Signal Output Figure 36. Tone Generator Timing Diagram First Ring Burst Message Message Parameter 1 Type Length Message Header Parameter Type Figure 37. On-Hook Caller ID Transmission Sequence ...
Page 67
Tone Generator Interrupts Both the active and inactive timers can generate an interrupt to signal “on/off” transitions to the software. The timer interrupts for tone generator 1 can be individually enabled by setting the OS1TAE and OS1TIE bits. Timer ...
Page 68
Si3220/25 Si3200/02 3.22. Pulse Metering Generation The Si3220 offers an additional tone generator to generate tones above the audio frequency band. This oscillator generates billing tones that are typically 12 kHz or 16 kHz. The generator follows the same algorithm ...
Page 69
BUF A Figure 38. Pulse Metering Generation Block Diagram 3.23. DTMF Detection On-chip DTMF detection, also known as touch tone, is available in the Si3220 and Si3225 in-band signaling system that replaces the ...
Page 70
Si3220/25 Si3200/02 Table 40 outlines the hex codes corresponding to the detected DTMF digits. Table 40. DTMF Hex Codes Digit Hex code 1 0x1 2 0x2 3 0x3 4 0x4 5 0x5 6 0x6 7 0x7 8 0x8 9 0x9 ...
Page 71
A/D converter. One more digital filter, THPF, is available in the transmit path. THPF implements the high-pass attenuation requirements for signals below 65 Hz. ...
Page 72
Si3220/25 Si3200/02 The receive path transfer function requirement, shown in Figure 8 on page 23, is very similar to the transmit path transfer function. The PCM data rate is 8 kHz; so, no frequencies greater than 4 kHz are digitally-encoded ...
Page 73
Interrupt Logic The Dual ProSLIC devices are capable of generating interrupts for the following events: Loop current/ring ground detected Ring trip detected Ground Key detected Power alarm DTMF digit detected Active timer 1 expired Inactive timer 1 expired Active ...
Page 74
Si3220/25 Si3200/02 The control byte has the following structure and is presented on the SDI pin MSB first BRDCST R/W REG/RAM Reserved CID[0] CID[1] CID[2] CID[3] See Table 42 for bit definitions. 7 BRDCST Indicates a broadcast operation ...
Page 75
SDO CS CPU SDI SPI Clock Figure 41. SPI Daisy-Chain Mode Rev. 1.3 Si3220/25 Si3200/02 SDI0 SDI Channel 0 CS SDI1 Dual ProSLIC #1 SDO Channel 1 SCLK SDITHRU SDI2 SDI Channel 2 CS SDI3 Dual ProSLIC #2 SDO Channel ...
Page 76
Si3220/25 Si3200/02 In Figure 42, the CID field is zero. As this field is decremented (in LSB to MSB order), the value decrements for each SDI down the line. The BRDCST, R/W, and REG/RAM bits remain unchanged as the control ...
Page 77
Figures 45 and 46 illustrate WRITE and READ operations to register addresses via a 16-bit SPI controller. These operations require a 4-byte transfer arranged as two 16-bit words. The absence of CS going high after the eighth bit of data ...
Page 78
Si3220/25 Si3200/02 CS SCLK SDI CONTROL SDO Figure 47. RAM Write Operation via an 8-Bit SPI Port CS SCLK SDI CONTROL SDO Figure 48. RAM Read Operation via an 8-Bit SPI Port CS SCLK SDI CONTROL SDO Figure 49. RAM ...
Page 79
PCM Interface The Dual ProSLIC devices programmable interface for the transmission and reception of digital PCM samples. PCM data transfer is controlled by the PCLK and FSYNC inputs, PCM Mode Select, PCM Transmit Start PCMTXLO), and PCM Receive Start ...
Page 80
Si3220/25 Si3200/02 PCLK FSYNC PCLK_CNT 0 1 DRX MSB DTX HI-Z MSB Figure 52. Example, Timeslot 1, Long FSYNC (TXS/RXS = 0) PCLK FSYNC PCLK_CNT 0 1 DRX DTX HI-Z Figure 53. Example, IDL2 Long FSYNC, B2, 10-Bit Mode (TXS/RXS ...
Page 81
PCLK FSYNC PCLK_CNT DRX MSB DTX HI-Z MSB Figure 54. 16-Bit Linear Mode Example, Timeslots 1 and 2, Long FSYNC Si3220/25 Si3200/ Rev. 1.3 ...
Page 82
Si3220/25 Si3200/02 Table 43. µ-Law Encode-Decode Characteristics Segment #Intervals X Interval Size Number 256 128 ...
Page 83
Table 44. A-Law Encode-Decode Characteristics Segment #intervals X interval size Number 128 Notes: ...
Page 84
Si3220/25 Si3200/02 3.31. General Circuit Interface The Dual ProSLIC devices also contain an alternate communication interface to the SPI and PCM control and data interface. The general circuit interface (GCI) is used for the transmission and reception of both control ...
Page 85
MR and MX. The C/I bits indicate status and command communication handshaking bits Monitor Receive, MR, and Monitor Transmit, MX, exchange data in the Monitor channel. Figure 55 illustrates the contents of a GCI highway frame. 3.31.1. 16-Bit ...
Page 86
Si3220/25 Si3200/02 FS CH0 Sub-Frame 16 B1 Figure 56. GCI Highway Frame Structure for 16-Bit GCI Mode 1st Byte MX Transm itter MX MR Receiver MR Figure 57. Monitor Handshake Timing 86 125 µ Frame CH1 CH2 8 ...
Page 87
The Idle state is achieved by the MX and MR bits being held inactive for two or more frames. When a transmission is initiated by a host device, an active state is seen on the downstream MX bit. This signals ...
Page 88
Si3220/25 Si3200/02 Idle Rec eiv alid New ...
Page 89
Idle RQT RQT RQT nth ...
Page 90
Si3220/25 Si3200/02 Figures 60 and 61 are example timing diagrams of a register read and a register write to the Dual ProSLIC using the GCI. As noted in Figure 59, the transmitter should always anticipate the acknowledgement of the receiver ...
Page 91
Monitor Data Downstream $01 $FF $FF $91 $91 125 µs 1 Frame MX Downstream Bit MR Downstream Bit Monitor Data Upstream $FF $FF $FF $FF $FF MX Upstream Bit MR Upstream Bit = Acknowledgement of data reception Figure 61. Example ...
Page 92
Si3220/25 Si3200/02 3.31.3. Programming the Dual ProSLIC Using the Monitor Channel The Dual ProSLIC devices use the monitor channel to Transfer status or operating mode information to and from the host processor. Communication with the Dual ProSLIC should be in ...
Page 93
This section defines the functionality of the six C/I bits whether they are being transmitted to the GCI bus via the DTX pin (upstream) or received from the GCI bus via the DRX pin (downstream). The structure ...
Page 94
Si3220/25 Si3200/02 Receive New C/I Code = P? No Store in S Receive New C/I Code = Figure 63. Protocol for Receiving C/I Bits in the Dual ProSLIC When the Dual ProSLIC is set to ...
Page 95
If this problem persists after the power alarm settings are verified, a system fault is probable, and the user should take measures to diagnose the problem. 3.31.10. Upstream (Transmit) SC Channel Byte The upstream SC channel ...
Page 96
Si3220/25 Si3200/02 The interrupt information for channels A and single bit that indicates that one or more interrupts might exist on the respective channel. Each of the individual interrupt flags (see registers 18–20) can be individually masked ...
Page 97
Table 52. Summary of Signal Generation and Measurement Tools Function DC Current Generation DC Voltage Generation Audio Tone Generation Ringing Signal Generation 8-Bit dc/Low-Frequency Monitor A/D Converter Programmable Timer AC Low-Pass Filter 16-Bit Audio A/D Converter Transmit Path Notch Filter ...
Page 98
Si3220/25 Si3200/02 VTIP VRING VLOOP VLONG ILOOP ILONG VRING,EXT IRING,EXT Figure 64. SLIC Diagnostic Filter Structure 3.32.4. Measurement Tools 8-Bit monitor A/D converter. This 8-bit A/D converter monitors all dc and low-frequency voltage and current data from TIP to ground ...
Page 99
Programmable timer. The Dual ProSLIC devices incorporate several digital oscillator circuits to program the on and off times of the ringing and pulse-metering signals. The tone generation oscillator can be used to program a time period for averaging specific measured ...
Page 100
Si3220/25 Si3200/02 Line capacitance measurement. Implemented like the ac line impedance measurement test above, but the frequency band of interest is between 1 kHz and 3.4 kHz. Knowing the synthesized two-wire impedance of the Dual ProSLIC, the roll-off effect can ...
Page 101
Pin Descriptions: Si3220/ SVBATa 1 RPOa 2 RPIa 3 RNIa 4 RNOa 5 CAPPa 6 Si3220 CAPMa 7 QGND 8 64-Lead TQFP IREF 9 (epad) CAPMb 10 ...
Page 102
Si3220/25 Si3200/02 Symbol Pin Number(s) Si3220 Si3225 9 9 IREF 17, 64 17, 64 STIPDCb, STIPDCa 18, 63 18, 63 STIPACb, STI- PACa 19, 62 19, 62 SRINGACb, SRINGACa 20, 61 20, 61 SRINGDCb, SRINGDCa 21, 60 21, 60 ITIPNb, ...
Page 103
Symbol Pin Number(s) Si3220 Si3225 28, 52 28, 52 RTRPb, RTRPa 30, 50 30, 50 TRD2b, TRD2a 31, 48 RRDb, RRDa 31, 48 GPOb, GPOa 32, 49 32, 49 BATSELb, BATSELa 35 35 DRX 36 36 DTX 39 ...
Page 104
Si3220/25 Si3200/02 Symbol Pin Number(s) Si3220 Si3225 46 46 SDITHRU BLKRNG epad epad GND 104 Input/ Description Output O Serial Data Daisy Chain. Enables multiple devices to use a single CS for serial port con- trol. ...
Page 105
Pin Descriptions: Si3200/2 Pin #(s) Symbol Input/ Output 1 TIP I — 3 RING I/O 4 VBAT — — BATH 6 V — BATL 7 GND — 8 VDD — 9 BATSEL I ...
Page 106
Si3220/25 Si3200/02 Pin #(s) Symbol Input/ Output 12 IRINGN I 13 IRINGP I 14 THERM O 15 ITIPN I 16 ITIPP I epad GND 106 Description Negative RING Current Control. Connect to the IRINGN lead of the Si3220 or Si3225. ...
Page 107
Package Outline: 64-Pin TQFP Figure 65 illustrates the package details for the Dual ProSLIC. Table 53 lists the values for the dimensions shown in the illustration. Symbol Millimeters Min Nom A — — A1 0.05 — A2 0.95 1.00 ...
Page 108
Si3220/25 Si3200/02 7. Package Outline: 16-Pin ESOIC Figure 66 illustrates the package details for the Si3200/2. Table 54 lists the values for the dimensions shown in the illustration Seating Plane Figure 66. 16-Pin ...
Page 109
... Ringing / Ringtrip Operation and Architecture on the Si3220/Si3225” “AN88: Dual ProSLIC Line Card Design” “AN91: Si3200 Power Offload Circuit” Si3220PPT0-EVB Data Sheet Si3225PPT0-EVB Data Sheet Note: Refer to www.silabs.com for a current list of support documents for this chipset. Si3220/25 Si3200/02 Rev ...
Page 110
... Si3225-X-GQ Dual ProSLIC Notes: 1. “X” denotes product revision. 2. Add an “R” at the end of the device to denote tape and reel option; 2500 quantity per reel. Table 55. Evaluation Kit Ordering Guide Item Supported Dual Si3220PPT0-EVB Si3220DC0-EVB Si3225PPT0-EVB Si3225DC0-EVB 110 On-Chip External Pulse ...
Page 111
OCUMENT HANGE IST Revision 1.1 to Revision 1.2 Updated power supply characteristics in Table 3 and Table 4. Added note to Tables 15 and 17 to clarify SDO and DTX pulldown requirements when multiple Si3220/25s are connected ...
Page 112
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories, Silicon Labs, and ProSLIC are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...