ISL6523EVAL1 Intersil, ISL6523EVAL1 Datasheet - Page 6

• Manufacturer Part Number: ISL6523EVAL1
• Description: EVALUATION BOARD VRM8.5 ISL6523
• Manufacturer: Intersil

Specifications of ISL6523EVAL1

• Main Purpose: Special Purpose DC/DC, VRM Supply
• Outputs And Type: 4, Non-Isolated
• Voltage - Output: 1.05 ~ 1.825V, 1.2V, 1.5V, 1.8V
• Current - Output: 14A, 4A, 1A, 1A
• Voltage - Input: 3.3V, 5V, 12V
• Regulator Topology: Buck
• Frequency - Switching: 200kHz
• Board Type: Fully Populated
• Utilized Ic / Part: ISL6523
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Power - Output: -

PGOOD (Pin 8)
PGOOD is an open collector output used to indicate the
status of the output voltages. This pin is pulled low when the
synchronous regulator output is not within ±10% of the
DACOUT reference voltage or when any of the other outputs
is below its under-voltage threshold.
VID3, VID2, VID1, VID0, VID25 (Pins 3-7)
VID3-25 are the TTL-compatible input pins to the 5-bit DAC.
The logic states of these five pins program the internal
voltage reference (DACOUT). The level of DACOUT sets the
microprocessor core converter output voltage (V
well as the corresponding PGOOD and OVP thresholds.
Each VID pin is connected to the VAUX pin through a 5kΩ
pull-up resistor.
OCSET1, OCSET2 (Pins 23, 10)
Connect a resistor (R
drain of the corresponding upper MOSFET. R
internal 200µA current source (I
MOSFET’s on-resistance (r
current (OC) trip point according to the following equation:
An overcurrent trip cycles the soft-start function.
The voltage at OCSET1 pin is monitored for power-on reset
(POR) purposes.
PHASE1, PHASE2 (Pins 26, 2)
Connect the PHASE pins to the respective PWM converter’s
upper MOSFET sources. These pins represent the gate
drive return current path and are used to monitor the voltage
drop across the upper MOSFETs for overcurrent protection.
UGATE1, UGATE2 (Pins 27, 1)
Connect UGATE pins to the respective PWM converters’
upper MOSFET gate. These pins provide the gate drive for
the upper MOSFETs.
LGATE1 (Pin 25)
Connect LGATE1 to the synchronous PWM converter’s
lower MOSFET gate. This pin provides the gate drive for the
lower MOSFET.
COMP1 and FB1 (Pins 20, 21)
COMP1 and FB1 are the available external pins of the
synchronous PWM regulator error amplifier. The FB1 pin is
the inverting input of the error amplifier. Similarly, the
COMP1 pin is the error amplifier output. These pins are used
to compensate the voltage-mode control feedback loop of
the synchronous PWM converter.
I
PEAK
=
I
--------------------------------------------------- -
OCSET
r
DS ON
×
(
R
OCSET
OCSET
)
DS(ON)
) from one of these pins to the
6
OCSET
) set the converter over-
), and the upper
OCSET
OUT1
, an
), as
ISL6523
VSEN1 (Pin 22)
This pin is connected to the synchronous PWM converters’
output voltage. The PGOOD and OVP comparator circuits
use this signal to report output voltage status.
VSEN2 (Pin 11)
Connect this pin to the output of the standard buck PWM
regulator. The voltage at this pin is regulated to a 1.5V level.
This pin is also monitored for under-voltage events.
DRIVE3 (Pin 18)
Connect this pin to the gate/base of a N-type external pass
transistor (MOSFET or bipolar). This pin provides the drive
for the 1.5V regulator’s pass transistor.
VSEN3 (Pin 19)
Connect this pin to the output of the 1.5V linear regulator.
This pin is monitored for undervoltage events.
DRIVE4 (Pin 15)
Connect this pin to the base of an external bipolar transistor.
This pin provides the drive for the 1.8V regulator’s pass
transistor.
VSEN4 (Pin 14)
Connect this pin to the output of the linear 1.8V regulator.
This pin is monitored for undervoltage events.
Description
Operation
The ISL6523 monitors and precisely controls 4 output voltage
levels (Refer to Figures 1, 2, 3). It is designed for
microprocessor computer applications with 3.3V, 5V, and 12V
bias input from an ATX power supply. The IC has 2 PWM and
two linear controllers. The first PWM controller (PWM1) is
designed to regulate the microprocessor core voltage (V
PWM1 controller drives 2 MOSFETs (Q1 and Q2) in a
synchronous-rectified buck converter and regulates the core
voltage to a level programmed by the 5-bit digital-to-analog
converter (DAC). The second PWM controller (PWM2) is
designed to regulate the AGTL+ bus voltage (V
controller drives a MOSFET (Q3) in a standard buck converter
and regulates the output voltage to a level of 1.2V. The two
linear controllers supply the 1.5V advanced graphics port
(AGP) bus power (V
(V
Initialization
The ISL6523 automatically initializes in ATX-based systems
upon receipt of input power. The Power-On Reset (POR)
function continually monitors the input supply voltages. The
POR monitors the bias voltage (+12V
5V input voltage (+5V
input voltage (+3.3V
OCSET1 is equal to +5V
OUT4
).
OUT3
IN
IN
) at the VAUX pin. The normal level on
) at the OCSET1 pin, and the 3.3V
) and the 1.8V chipset core power
IN
less a fixed voltage drop (see
IN
) at the VCC pin, the
OUT2
). PWM2
OUT1
).