ISL6559EVAL1

Manufacturer Part NumberISL6559EVAL1
DescriptionEVALUATION BOARD ISL6559
ManufacturerIntersil
ISL6559EVAL1 datasheets
 


Specifications of ISL6559EVAL1

Main PurposeSpecial Purpose DC/DC, VRM SupplyOutputs And Type1, Non-Isolated
Power - Output125WVoltage - Output1.25V
Current - Output100AVoltage - Input5V, 12V
Regulator TopologyBuckFrequency - Switching600kHz
Board TypeFully PopulatedUtilized Ic / PartISL6559, ISL6605
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
Page 1/21

Download datasheet (607Kb)Embed
Next
®
Data Sheet
Multi-Phase PWM Controller
The ISL6559 provides core-voltage regulation by driving 2 to
4 interleaved synchronous-rectified buck-converter channels
in parallel. Interleaving the channel timing results in
increased ripple frequency which reduces input and output
ripple currents. The reduction in ripple results in lower
component cost, reduced dissipation, and a smaller
implementation area.
The ISL6559 uses cost and space-saving r
for channel current balance, active voltage positioning, and
over-current protection. Output voltage is monitored by an
internal differential remote sense amplifier. A high-bandwidth
error amplifier drives the output voltage to match the
programmed 5-bit DAC reference voltage. The resulting
compensation signal guides the creation of pulse width
modulated (PWM) signals to control companion Intersil
MOSFET drivers. The OFS pin allows direct offset of the
DAC voltage from 0V to 50mV using a single external
resistor. The entire system is trimmed to ensure a system
1
accuracy of ±
% over temperature.
Outstanding features of this controller IC include
TM
Dynamic VID
technology allowing seamless on-the-fly VID
changing without the need of any external components.
Output voltage “droop” or active voltage positioning is
optional. When employed, it allows the reduction in size and
cost of the output capacitors required to support load
transients. A threshold-sensitive enable input allows the use
of an external resistor divider for start-up coordination with
Intersil MOSFET drivers or any other devices powered from
a separate supply.
Superior over-voltage protection is achieved by gating on the
lower MOSFET of all phases to crowbar the output voltage.
An optional second crowbar on V
, formed with an external
IN
MOSFET or SCR gated by the OVP pin, is triggered when
an over-voltage condition is detected. Under-voltage
conditions are detected, but PWM operation is not disrupted.
Over-current conditions cause a hiccup-mode response as
the controller repeatedly tries to restart. After a set number
of failed startup attempts, the controller latches off. A power
good logic signal indicates when the converter output is
between the UV and OV thresholds.
1
December 29, 2004
Features
• Multi-Phase Power Conversion
- 2, 3 or 4 Phase Operation
• Active Channel Current Balancing
• Precision r
- Lossless
- Low Cost
• Input Voltage: 12V or 5V Bias
• Precision CORE Voltage Regulation
sensing
DS(ON)
1
- ±
% System Accuracy Over Temperature
- Differential Remote Output Voltage Sensing
- Programmable Reference Offset
• Microprocessor Voltage Identification Input
- 5-Bit VID Input
- 0.800V to 1.550V in 25mV Steps
- Dynamic VID Technology
• Programmable Droop Voltage
• Fast Transient Recovery Time
• Over Current Protection
• Digital Soft Start
• Threshold Sensitive Enable Input
• High Ripple Frequency (160kHz to 4MHz)
• QFN Package:
- Compliant to JEDEC PUB95 MO-220 QFN - Quad Flat
No Leads - Package Outline
- Near Chip Scale Package footprint, which improves PCB
efficiency and has a thinner profile
• Pb-Free Available (RoHS Compliant)
Applications
• AMD Hammer Family Processor Voltage Regulator
• Low Output Voltage, High Current DC-DC Converters
• Voltage Regulator Modules
Pinouts
ISL6559CB (28 LEAD SOIC)
TOP VIEW
GND
1
OVP
2
VID4
3
VID3
4
VID2
5
VID1
6
VID0
7
OFS
8
COMP
9
FB
10
IOUT
11
VDIFF
12
VSEN
13
RGND
14
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
Dynamic VID is a trademark of Intersil Americas Inc. All other trademarks mentioned are the property of their respective owners.
ISL6559
FN9084.8
Current Sharing
DS(ON)
ISL6559CR (32 LEAD QFN)
TOP VIEW
28
EN
27
FS/DIS
26
PGOOD
32 31 30 29 28 27 26 25
VID2
1
25
PWM4
VID1
2
24
ISEN4
23
ISEN1
VID0
3
22
PWM1
NC
4
21
PWM2
OFS
5
20
GND
6
COMP
19
ISEN2
FB
7
18
ISEN3
NC
8
17
PWM3
9 10 11 12 13 14 15 16
16
VCC
15
GND
NC = NO CONNECT
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002-2004. All Rights Reserved.
24
PWM4
23
ISEN4
22
ISEN1
21
PWM1
20
PWM2
19
GND
18
ISEN2
17
ISEN3

ISL6559EVAL1 Summary of contents

  • Page 1

    ... VSEN 13 RGND 14 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 Dynamic VID is a trademark of Intersil Americas Inc. All other trademarks mentioned are the property of their respective owners. ISL6559 FN9084.8 Current Sharing DS(ON) ISL6559CR (32 LEAD QFN) TOP VIEW ...

  • Page 2

    ... ISL6559CR-T M28.3 ISL6559CRZ- 5x5 QFN Tape and Reel (Pb-free) NOTE: * Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are L32 ...

  • Page 3

    Typical Application - 3 Phase Converter 300Ω ISL6559 VSEN VCC RGND PWM4 VDIFF ISEN4 PWM1 C C IOUT ISEN1 R C COMP PWM2 OFS ISEN2 R OFS FS/DIS PWM3 R T ISEN3 VID4 VID3 VID2 VID1 VID0 ...

  • Page 4

    Absolute Maximum Ratings Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7V ...

  • Page 5

    Electrical Specifications Operating Conditions: VCC = 5V, T PARAMETER ERROR AMPLIFIER Open-Loop Gain Open-Loop Bandwidth Slew Rate Maximum Output Voltage Source Current Sink Current REMOTE-SENSE AMPLIFIER Input Impedance Bandwidth Slew Rate SENSE CURRENT IOUT Accuracy ISEN Offset Voltage Over-Current Trip ...

  • Page 6

    ... Pull this pin below 1.14V, taking into account the enable hysteresis, to disable the controller once in operation. Connect a resistor divider to this pin to set the power-on voltage level for proper coordination with Intersil 6 ISL6559 MOSFET drivers. If this function is not required, simply tie ...

  • Page 7

    To understand the reduction of ripple current amplitude in the multi-phase circuit, examine the equation representing an individual channel’s peak-to-peak inductor current – OUT OUT I = ----------------------------------------------------- - ...

  • Page 8

    ... The output of the error amplifier sawtooth waveform to modulate the pulse width of the PWM Σ 3 signals. The PWM signals control the timing of the Intersil I 2 MOSFET drivers and regulate the converter output to the specified reference voltage. Three distinct inputs to the error amplifier determine the voltage level of V and external circuitry which control voltage regulation is illustrated in Figure 5 ...

  • Page 9

    ... DAC) plus offset errors in the OFS current source, remote- sense and error amplifiers. Intersil specifies the guaranteed tolerance of the ISL6559 to include all variations in current TABLE 1. VOLTAGE IDENTIFICATION CODES VID3 ...

  • Page 10

    LOAD-LINE REGULATION Microprocessor load current demands change from near no- load to full load often during operation. The ...

  • Page 11

    ... It is important that the driver ICs reach their POR level before the ISL6559 becomes enabled. The schematic in Figure 7 demonstrates sequencing the ISL6559 with the HIP660X family of Intersil MOSFET drivers which require 12V bias. Third, the frequency select\disable input (FS/DIS) will shutdown the converter when pulled to ground ...

  • Page 12

    -------------------------------------------------- - = 560µ DELAY 1.4 VID 1 + ---------------------------------------- - – × 160 10 FB Following the delay, the soft start ramps linearly until V reaches VID. For the system described ...

  • Page 13

    ... ISL6559 to protect the microprocessor load. First, all PWM outputs are commanded low. Directing the Intersil drivers to turn on the lower MOSFETs; shunting the output to ground preventing any further increase in output voltage. The PWM outputs remain low until VDIFF falls to the programmed DAC level at which time they go into a high- impedance state ...

  • Page 14

    Power Stages The first step in designing a multi-phase converter is to determine the number of phases. This determination depends heavily on the cost analysis which in turn depends on system constraints that differ from one design to the next. ...

  • Page 15

    Select the values for these resistors based on the room temperature r of the lower MOSFETs; the full-load DS(ON) operating current and the number of phases according to Equation 19 (see also Figure 3). r ...

  • Page 16

    Case 1: 0 2π LC 2π ----------------------------------- - C FB 0.75V IN ...

  • Page 17

    In Equations 24 the per-channel filter inductance divided by the number of active channels the sum total of all output capacitors; ESR is the equivalent-series resistance of the bulk output-filter capacitance; and V the peak-to-peak sawtooth ...

  • Page 18

    Application on page 3). Figure 15 and Equation 29 are provided to assist in the selecting the correct value for R 1000 100 10 10 100 SWITCHING FREQUENCY (kHz) FIGURE 14 SWITCHING FREQUENCY ...

  • Page 19

    ... Align the output inductors and MOSFETs such that space between the components is minimized while creating the PHASE plane. Place the Intersil HIP660X drivers as close as possible to the MOSFETs they control to reduce the parasitics due to trace length between critical driver input and output signals ...

  • Page 20

    Small Outline Plastic Packages (SOIC) N INDEX 0.25(0.010) H AREA E - SEATING PLANE - -C- α 0.10(0.004) 0.25(0.010 NOTES: 1. Symbols are defined in the ...

  • Page 21

    ... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...