C8051F005DK Silicon Laboratories Inc, C8051F005DK Datasheet - Page 135

DEV KIT FOR F005/006/007

C8051F005DK

Manufacturer Part Number
C8051F005DK
Description
DEV KIT FOR F005/006/007
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheet

Specifications of C8051F005DK

Contents
Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
Processor To Be Evaluated
C8051F01x
Interface Type
USB
Silicon Manufacturer
Silicon Labs
Core Architecture
8051
Silicon Core Number
C8051F005
Silicon Family Name
C8051F00x
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
Silicon Laboratories C8051 F005/006/007
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1188

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F005DK
Manufacturer:
SiliconL
Quantity:
1
18.2.
Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors
by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends
an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a
data byte, the ninth bit is always set to logic 0.
Setting the SM2 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the
UART will generate an interrupt only if the ninth bit is logic one (RB8 = 1) signifying an address byte has been
received. In the UART’s interrupt handler, software will compare the received address with the slave’s own
assigned 8-bit address. If the addresses match, the slave will clear its SM2 bit to enable interrupts on the reception
of the following data byte(s). Slaves that weren’t addressed leave their SM2 bits set and do not generate interrupts
on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the
addressed slave resets its SM2 bit to ignore all transmissions until it receives the next address byte.
Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves,
thereby enabling “broadcast” transmissions to more than one slave simultaneously. The master processor can be
configured to receive all transmissions or a protocol can be implemented such that the master/slave role is
temporarily reversed to enable half-duplex transmission between the original master and slave(s).
135
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
RX
Master
Device
Multiprocessor Communications
TX
Figure 18.7. UART Multi-Processor Mode Interconnect Diagram
RX
Device
Slave
TX
Rev. 1.7
RX
Device
Slave
TX
RX
Device
Slave
TX
VDD

Related parts for C8051F005DK