C8051F410DK Silicon Laboratories Inc, C8051F410DK Datasheet - Page 186

KIT DEV FOR C8051F41X

C8051F410DK

Manufacturer Part Number
C8051F410DK
Description
KIT DEV FOR C8051F41X
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheets

Specifications of C8051F410DK

Contents
Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
Processor To Be Evaluated
C8051F41x
Interface Type
USB
Silicon Manufacturer
Silicon Labs
Core Architecture
8051
Silicon Core Number
C8051F410
Silicon Family Name
C8051F41x
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
Silicon Laboratories C8051F41x
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1314

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F410DK
Manufacturer:
Silicon Labs
Quantity:
135
C8051F410/1/2/3
The following steps can be used to read the current timer value:
20.3.2. Setting a smaRTClock Alarm
The smaRTClock Alarm function compares the 47-bit value of smaRTClock Timer to the value of the
ALARMn registers. An alarm event is triggered if the smaRTClock timer is greater than or equal to the
ALARMn registers. If the smaRTClock Interrupt is enabled, the CIP-51 will vector to the smaRTClock Inter-
rupt Service Routine when an alarm event occurs. If smaRTClock is enabled as a reset source, the MCU
will be reset when an alarm event occurs. Also, the internal oscillator will awaken from suspend mode on a
smaRTClock alarm event.
The following steps can be used to set up a smaRTClock Alarm:
Note: When an alarm event occurs and smaRTClock interrupts are enabled, software should clear the
ALRM bit and set the ALARM5-0 registers to the maximum possible value to avoid continuous alarm inter-
rupts.
186
smaRTClock Addresses: CAPTURE0: 0x00; CAPTURE1: 0x01; CAPTURE2: 0x02; CAPTURE3: 0x03; CAPTURE4: 0x04; CAPTURE5:
0x05
Note: These registers are not SFRs. They can only be accessed indirectly through RTC0ADR and RTC0DAT.
Bits 7–0: CAPTUREn: smaRTClock Set/Capture Value.
Note: The LSB of CAPTURE0 is not used. The LSB of the 47-bit smaRTClock timer will appear in
R/W
Bit7
Internal Register Definition 20.6. CAPTUREn: smaRTClock Timer Capture
Step 1. Write ‘1’ to RTC0CAP. This will transfer the contents of the timer to the CAPTUREn
Step 2. Poll RTC0CAP until it is cleared to ‘0’ by hardware.
Step 3. A snapshot of the timer value can be read from the CAPTUREn registers
Step 1. Disable smaRTClock Alarm Events (RTC0AEN = 0).
Step 2. Set the ALARMn registers to the desired value.
Step 3. Enable smaRTClock Alarm Events (RTC0AEN = 1).
These 6 registers (CAPTURE5–CAPTURE0) are used to read or set the 47-bit smaRTClock
timer. Data is transferred to or from the smaRTClock timer when the RTC0SET or RTC0CAP
bits are set. 
CAPTURE0.1.
registers (the LSB of the smaRTClock timer will be found in CAPTURE0.1).
R/W
Bit6
R/W
Bit5
R/W
Bit4
Rev. 1.1
R/W
Bit3
R/W
Bit2
R/W
Bit1
R/W
Bit0
Reset Value
11111111

Related parts for C8051F410DK