C8051F060DK Silicon Laboratories Inc, C8051F060DK Datasheet - Page 208

DEV KIT FOR F060/F062/F063

C8051F060DK

Manufacturer Part Number
C8051F060DK
Description
DEV KIT FOR F060/F062/F063
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheet

Specifications of C8051F060DK

Contents
Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
Processor To Be Evaluated
C8051F06x
Interface Type
USB
Silicon Manufacturer
Silicon Labs
Core Architecture
8051
Silicon Core Number
C8051F060
Silicon Family Name
C8051F06x
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
C8051060, C8051F062 and C8051F063
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1214

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F060DK
Manufacturer:
Silicon Labs
Quantity:
135
C8051F060/1/2/3/4/5/6/7
18.1.6. Crossbar Pin Assignment Example
In this example (Figure 18.4), we configure the Crossbar to allocate Port pins for UART0, the SMBus, all 6
PCA modules, /INT0, and /INT1 (12 pins total). Additionally, we configure P1.2, P1.3, and P1.4 for Analog
Input mode so that the voltages at these pins can be measured by ADC2. The configuration steps are as
follows:
XBR0, XBR1, and XBR2 are set such that UART0EN = 1, SMB0EN = 1, PCA0ME = ‘110’, INT0E = 1, and
INT1E = 1. Thus: XBR0 = 0x3D, XBR1 = 0x14, and XBR2 = 0x40.
208
1. We configure the desired Port 1 pins to Analog Input mode by setting P1MDIN to 0xE3 (P1.4,
2. We enable the Crossbar by setting XBARE = 1: XBR2 = 0x40.
3. We set the UART0 TX pin (TX0, P0.0) output and the CEX0-3 outputs to Push-Pull by setting
4. We explicitly disable the output drivers on the 3 Analog Input pins by setting the corresponding
P1.3, and P1.2 are Analog Inputs, so their associated P1MDIN bits are set to logic 0).
-
-
-
-
-
-
P0MDOUT = 0xF1.
bits in the P1MDOUT register to ‘0’, and in P1 to ‘1’. Additionally, the CEX5-4 output pins are
set to Push-Pull mode. Therefore, P1MDOUT = 0x03 (configure unused pins to Open-Drain)
and P1 = 0xFF (a logic 1 selects the high-impedance state).
UART0 has the highest priority, so P0.0 is assigned to TX0, and P0.1 is assigned to RX0.
The SMBus is next in priority order, so P0.2 is assigned to SDA, and P0.3 is assigned to
SCL.
PCA0 is next in priority order, so P0.4 through P1.1 are assigned to CEX0 through CEX5
P1MDIN is set to 0xE3, which configures P1.2, P1.3, and P1.4 as Analog Inputs, causing
the Crossbar to skip these pins.
/INT0 is next in priority order, so it is assigned to the next non-skipped pin, which is P1.5.
/INT1 is next in priority order, so it is assigned to P1.6.
Rev. 1.2

Related parts for C8051F060DK