R0K561622S000BE Renesas Electronics America, R0K561622S000BE Datasheet - Page 1062

• Manufacturer Part Number: R0K561622S000BE
• Description: KIT STARTER FOR H8SX/1622
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: MCUr

Specifications of R0K561622S000BE

• Contents: Board, Cables, CD, Debugger, Power Supply
• Silicon Manufacturer: Renesas
• Features: Coding And Debugging, E10A Emulator, RS232 Serial Connection
• Kit Contents: Board
• Silicon Family Name: H8SX/1622F
• Silicon Core Number: R5F61622N50LGV
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: H8SX/1622
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

CPU priority control function
over DTC and DMAC ............................ 136
Crystal resonator..................................... 875
Cycle stealing mode................................ 297
D
D/A converter ......................................... 769
Data direction register ............................ 385
Data register............................................ 386
Data transfer controller (DTC) ............... 339
Direct convention ................................... 663
DMA controller (DMAC)....................... 259
Double-buffered structure....................... 637
Download pass/fail result parameter....... 795
DTC vector address ................................ 352
DTC vector address offset ...................... 352
Dual address mode.................................. 286
E
Endian and data alignment ..................... 199
Endian format ......................................... 191
Error protection ...................................... 831
Error signal ............................................. 663
Exception handling ................................... 85
Exception handling vector table ............... 86
Exception-handling state .......................... 68
Extended repeat area............................... 283
Extended repeat area function ................ 299
Extension of chip select (CS)
assertion period....................................... 212
External access bus................................. 180
External bus ............................................ 185
External bus clock (Bφ) .................. 181, 869
External bus interface ............................. 190
External clock......................................... 876
External interrupts .................................. 120
Rev. 2.00 Sep. 16, 2009 Page 1032 of 1036
REJ09B0414-0200
F
Flash erase block select parameter.......... 804
Flash memory ......................................... 777
Flash multipurpose address area
parameter ................................................ 802
Flash multipurpose data destination
parameter ................................................ 803
Flash pass and fail parameter .................. 796
Flash program/erase frequency
parameter ........................................ 801, 814
Free-running count operation.................. 481
Frequency divider ........................... 869, 877
Full address mode ................................... 350
Full-scale error........................................ 730
H
Hardware protection ............................... 830
Hardware standby mode ................. 882, 919
I
I/O ports .................................................. 377
I
I
ID code.................................................... 648
Idle cycle................................................. 238
Illegal instruction ................................ 97, 99
Input buffer control register .................... 387
Input Capture Function ........................... 484
Internal interrupts.................................... 121
Internal peripheral bus ............................ 180
Internal system bus ................................. 180
Interrupt .................................................... 95
Interrupt control mode 0 ......................... 127
Interrupt control mode 2 ......................... 129
Interrupt controller.................................. 103
Interrupt exception handling
sequence.................................................. 131
2
2
C bus format......................................... 697
C bus interface2 (IIC2)......................... 681