MPC8349E-MITXE Freescale Semiconductor, MPC8349E-MITXE Datasheet - Page 46

• Manufacturer Part Number: MPC8349E-MITXE
• Description: BOARD REFERENCE FOR MPC8349
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC II™ PROr
• Type: MPUr

Specifications of MPC8349E-MITXE

• Contents: Module and Misc Hardware
• Processor To Be Evaluated: MPC8349E
• Interface Type: Ethernet, USB
• Silicon Manufacturer: Freescale
• Core Architecture: Power Architecture
• Core Sub-architecture: PowerQUICC
• Silicon Core Number: MPC83xx
• Silicon Family Name: PowerQUICC II PRO
• Rohs Compliant: Yes
• For Use With/related Products: MPC8349E
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: MPC8349E-MITXE

Revision History
or to acquire details of Freescale’s third-party applications for this MPC8349E-mITXE, contact your local
Freescale sales office.
4
Table 27
46
Revision
2
1
0
Revision History
provides a revision history for this document.
10/2006
9/2006
6/2006
Date
This revision of the manual corresponds to the MPC8349E-MITXE rev 1.0 board.
All references to MPC8349E-mITX changed to MPC8349E-mITXE.
In
In
In
In
kernel support” to end of first paragraph.
In the introduction to
figure were corrected to mils. Also changed 6692 mm × 6692 mm to 6692 mils × 6692 mils.
In
In
chip-select line from MCS0 to MCS0/MCS1 and device name notation from (256 Mbyte) to (256
Mbyte–1 Gbyte). Changed port size for LCS2 and LCS3 chip select to 8 bits.
In
In
This revision of the manual corresponds to the MPC8349E-MITXE rev 1.0 board.
Added Warning and Note to first page.
Section 1.1,
subsystem and changed ‘Atmel™ AT24C08 serial EEPROM’ to ‘ST M24256 Serial EEPROM.’
Figure
Figure
Table
Device Name column for Alternative bank of Flash memory and Boot Flash row, changed 16 Mbyte
to 8 Mbyte.
Replaced
Table
Section 1.2.7, “I
Section 1.6.4.2, “Example of Changing the RCW Register Using
CPU/CCB speeds.
Section 2.5, “Power
This revision of the manual corresponds to the MPC8349e-MITXE rev 1.0 board.
Initial release.
MPC8349E-mITXE Reference Design Platform User’s Guide, Rev. 2
Figure
Table
Section 1.2.9, “GBE L2 Switch (VSC7385) Parallel
Section 1.2.14, “USB 2.0
Table
Table
Table
Table
23, “Example Memory Map, Local Access Window, and Chip-Select Assignments,”: under
24, “MPC8349E-mITXE Board Specifications”: modified power requirements information.
2, changed direction of arrow on CF-CARD.
6, changed direction of arrows on FOCS and F1CS.
7, changed address 4 RAM word from ‘0x0FA_FD00’ to ‘0x0FAF_FD00.’
13, changed description of I2C-WP. I
23, changed address range for Chip-Select Line MCS0, LCS2, and both LCS0. Changed
24, corrected the PCB dimensions to mils.
25, Default Jumper Settings, corrected the default setting for J17.
4, changed the DS1339 label from ‘16 KHz crystal’ to ‘32.768 KHz crystal.’
Figure
“Features,” added ‘two ESSI EN29LV640 Flash memory banks’ example under Memory
Preliminary—Subject to Change Without Notice
Table 27. Document Revision History
2
C”: added section.
31, “External Connections,” and surrounding text.
Up”: added note about electromagnetic interference to end of section.
Figure
Interface,” added “Note that OTG software support is subject to Linux
28, “Dimensions fo the MPC8349E-mITX Board,” the dimensions of the
Substantive Change(s)
2
C write protection.
Interface,” changed first sentence.
Uboot”: added example for changing
Freescale Semiconductor