HW-V5-ML506-UNI-G Xilinx Inc, HW-V5-ML506-UNI-G Datasheet - Page 2

• Manufacturer Part Number: HW-V5-ML506-UNI-G
• Description: EVALUATION PLATFORM VIRTEX-5
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 SXTr
• Type: DSPr

Specifications of HW-V5-ML506-UNI-G

• Contents: Evaluation Platform, DVI Adapter and CompactFlash Card
• Silicon Manufacturer: Xilinx
• Features: JTAG Programming Interface, Platform Flash, External Clocking
• Kit Contents: Board, Cable, PSU, CD, Docs
• Silicon Family Name: Virtex-5
• Silicon Core Number: XC5VSX50TFFG1136
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: XC5VSX50TFFG1136
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise,
without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves
the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors
contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with
technical support or assistance that may be provided to you in connection with the Information.
THE DOCUMENTATION IS DISCLOSED TO YOU “AS-IS” WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER
WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY
RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL
DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.
© 2006–2009 Xilinx, Inc. All rights reserved.
XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. PCI, PCI-SIG,
PCI EXPRESS, PCIE, PCI-X, PCI HOT PLUG, MINI PCI, EXPRESSMODULE, and the PCI, PCI-X, PCI HOT PLUG, and MINI PC design
marks are trademarks, registered trademarks, and/or service marks of PCI-SIG. All other trademarks are the property of their respective
owners.
Revision History
The following table shows the revision history for this document.
ML505/ML506/ML507 Evaluation Platform
12/01/06
01/09/06
02/16/07
03/21/07
04/17/07
06/28/07
10/30/07
11/29/06
Date
Version
1.0
1.1
1.2
2.0
2.1
2.2
2.3
2.4
Initial Xilinx release.
Added
Corrected
Added
Added new paragraph to
Enhanced
Corrected
Updated document to include ML506 board
Corrected
Enhanced
Expanded
Added
Updated
Swapped
Updated description for
Updated
Corrected GTP/GTX tile location in
Corrected J5 pin 28 in
Updated
Update
Added sections on
“44. Soft Touch Landing Pad,” page 48
Table 1-13, page 26
Figure B-1, page 57
Appendix C, “References”Table 1-11, page 25
“Features,” page 11
Table 1-31, page 47
Table 1-31, page 47
Table 1-3, page 19
Table 1-6, page 21
Table 1-3, page 19
Table 1-31, page 47
Table 1-31, page 47
Figure 1-5, page 34
“26. AC Adapter and Input Power Switch/Jack,” page 34
“MIG Compliance,” page 18
www.xilinx.com
Table 1-11, page 25
Table 1-25, page 43
“36. VGA Input Video Codec,” page 37
with
(see table notes)
for XAUI/SRIO support
Table 1-24, page 42
Table 1-24, page 42
Revision
R
and
for better placement of information
“45. System Monitor,” page 49
UG347 (v3.1.1) October 7, 2009