HW-V5-ML506-UNI-G Xilinx Inc, HW-V5-ML506-UNI-G Datasheet - Page 31

EVALUATION PLATFORM VIRTEX-5

HW-V5-ML506-UNI-G

Manufacturer Part Number
HW-V5-ML506-UNI-G
Description
EVALUATION PLATFORM VIRTEX-5
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Type
DSPr
Datasheet

Specifications of HW-V5-ML506-UNI-G

Contents
Evaluation Platform, DVI Adapter and CompactFlash Card
Silicon Manufacturer
Xilinx
Features
JTAG Programming Interface, Platform Flash, External Clocking
Kit Contents
Board, Cable, PSU, CD, Docs
Silicon Family Name
Virtex-5
Silicon Core Number
XC5VSX50TFFG1136
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
XC5VSX50TFFG1136
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HW-V5-ML506-UNI-G
Manufacturer:
XILINX
0
Table 1-15: Board Connections for PHY Configuration Pins
ML505/ML506/ML507 Evaluation Platform
UG347 (v3.1.1) October 7, 2009
Config Pin
CONFIG0
CONFIG1
CONFIG2
CONFIG3
CONFIG4
CONFIG5
CONFIG6
21. 10/100/1000 Tri-Speed Ethernet PHY
R
V
LED_DUPLEX or
LED_LINK1000
(Set by J23 and J24)
CC
Connection on
LED_LINK10
V
(Set by J22)
2.5V or
V
V
V
CC
LED_RX
Ground
Board
CC
CC
CC
2.5V or
The board contains a Marvell Alaska PHY device (88E1111) operating at
10/100/1000 Mb/s. The board supports MII, GMII, RGMII, and SGMII interface modes
with the FPGA. The PHY is connected to a Halo HFJ11-1G01E RJ-45 connector with built-in
magnetics. The PHY is configured to default at power-on or reset to the settings shown in
Table
jumpers as shown in
2.5V
2.5V
2.5V
1-15. These settings can be overwritten via software. All modes are selectable by the
PHYADR[2] = 1
ENA_PAUSE = 0
ANEG[3] = 1
ANEG[0] = 1
HWCFG_MODE[2] = 0 or
1 (Set by J23 and J24)
DIS_FC = 1
SEL_BDT = 0
Definition and Value
Table
Bit[2]
www.xilinx.com
1-15.
PHYADR[1] = 1
PHYADR[4] = 0
ANEG[2] = 1
ENA_XC = 1
HWCFG_MODE[1] = 1
DIS_SLEEP = 1
INT_POL = 1
Definition and Value
Bit[1]
PHYADR[0] = 1
PHYADR[3] = 0
ANEG[1] = 1
DIS_125 = 1
HWCFG_MODE[0] = 1
HWCFG_MODE[3] = 1
75/50Ω = 0
Definition and Value
Detailed Description
Bit[0]
31

Related parts for HW-V5-ML506-UNI-G