HW-V5-ML506-UNI-G Xilinx Inc, HW-V5-ML506-UNI-G Datasheet - Page 7

• Manufacturer Part Number: HW-V5-ML506-UNI-G
• Description: EVALUATION PLATFORM VIRTEX-5
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 SXTr
• Type: DSPr

Specifications of HW-V5-ML506-UNI-G

• Contents: Evaluation Platform, DVI Adapter and CompactFlash Card
• Silicon Manufacturer: Xilinx
• Features: JTAG Programming Interface, Platform Flash, External Clocking
• Kit Contents: Board, Cable, PSU, CD, Docs
• Silicon Family Name: Virtex-5
• Silicon Core Number: XC5VSX50TFFG1136
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: XC5VSX50TFFG1136
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

About This Guide
Guide Contents
Additional Documentation
ML505/ML506/ML507 Evaluation Platform
UG347 (v3.1.1) October 7, 2009
R
The ML50x evaluation platforms enable designers to investigate and experiment with
features of Virtex®-5 FPGAs. This user guide describes the features and operation of the
ML505 (LXT), ML506 (SXT), and ML507 (FXT) Evaluation Platforms.
This manual contains the following chapters:
•
•
•
•
The following documents are also available for download at
http://www.xilinx.com/virtex5.
•
•
•
Chapter 1, “ML505/ML506/ML507 Evaluation
board components
Appendix A, “Board Revisions,”
Appendix B, “Programming the IDT Clock Chip,”
factory settings for the clock chip on the ML50x boards
Appendix C, “References”
Virtex-5 FPGA Family Overview
The features and product selection of the Virtex-5 FPGA family are outlined in this
overview.
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
This data sheet contains the DC and Switching Characteristic specifications for the
Virtex-5 FPGA family.
Virtex-5 FPGA User Guide
This user guide includes chapters on:
♦
♦
♦
♦
♦
♦
♦
♦
Clocking Resources
Clock Management Technology (CMT)
Phase-Locked Loops (PLLs)
Block RAM and FIFO memory
Configurable Logic Blocks (CLBs)
SelectIO™ Resources
I/O Logic Resources
Advanced I/O Logic Resources
www.xilinx.com
details the differences between board revisions
Platform,”provides details on the
shows how to restore the default
Preface
7