AD2S90-EB Analog Devices Inc, AD2S90-EB Datasheet

BOARD EVAL FOR AD2S90

AD2S90-EB

Manufacturer Part Number
AD2S90-EB
Description
BOARD EVAL FOR AD2S90
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD2S90-EB

Rohs Status
RoHS non-compliant
a
GENERAL DESCRIPTION
The AD2S90 is a complete 12-bit resolution tracking resolver-
to-digital converter. No external components are required to
operate the device.
The converter accepts 2 V rms
3 kHz–20 kHz on the SIN, COS and REF inputs. A Type II
servo loop is employed to track the inputs and convert the input
SIN and COS information into a digital representation of the
input angle. The bandwidth of the converter is set internally at
1 kHz within the tolerances of the device. The guaranteed maxi-
mum tracking rate is 500 rps.
Angular position output information is available in two forms,
absolute serial binary and incremental A quad B.
The absolute serial binary output is 12-bit (1 in 4096). The data
output pin is high impedance when Chip Select CS is logic HI.
This allows the connection of multiple converters onto a com-
mon bus. Absolute angular information in serial pure binary
form is accessed by CS followed by the application of an exter-
nal clock (SCLK) with a maximum rate of 2 MHz.
The encoder emulation outputs A, B and NM continuously
produce signals equivalent to a 1024 line encoder. When de-
coded this corresponds to 12 bits of resolution. Three common
north marker pulsewidths are selected via a single pin (NMC).
An analog velocity output signal provides a representation of
velocity from a rotating resolver shaft traveling in either a clock-
wise or counterclockwise direction.
REV. D
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
FEATURES
Complete Monolithic Resolver-to-Digital Converter
Incremental Encoder Emulation (1024-Line)
Absolute Serial Data (12-Bit)
Differential Inputs
12-Bit Resolution
Industrial Temperature Range
20-Lead PLCC
Low Power (50 mW)
APPLICATIONS
Industrial Motor Control
Servo Motor Control
Industrial Gauging
Encoder Emulation
Automotive Motion Sensing and Control
Factory Automation
Limit Switching
10% input signals in the range
The AD2S90 operates on 5 V dc
fabricated on Analog Devices’ Linear Compatible CMOS pro-
cess (LC
combines precision bipolar circuits with low power CMOS logic
circuits.
PRODUCT HIGHLIGHTS
Complete Resolver-Digital Interface. The AD2S90 provides
the complete solution for digitizing resolver signals (12-bit reso-
lution) without the need for external components.
Dual Format Position Data. Incremental encoder emulation
in standard A QUAD B format with selectable North Marker
width. Absolute serial 12-bit angular binary position data
accessed via simple 3-wire interface.
Single High Accuracy Grade in Low Cost Package. 10.6 arc
minutes of angular accuracy available in a 20-lead PLCC.
Low Power. Typically 50 mW power consumption.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
COS LO
SIN LO
SCLK
DATA
NMC
COS
SIN
NM
Resolver-to-Digital Converter
CS
A
B
2
MOS). LC
Low Cost, Complete 12-Bit
DECODE
ANGLE
FUNCTIONAL BLOCK DIAGRAM
LOGIC
HIGH ACCURACY
SERIAL INTERFACE
2
World Wide Web Site: http://www.analog.com
MULTIPLIER
MOS is a mixed technology process that
SIN COS
UP-DOWN
COUNTER
ANGLE
DIGITAL
LATCH
SIN ( –
U/D
CLK
AMPLIFIER
5% power supplies and is
ERROR
© Analog Devices, Inc., 1999
)
RANGE V.C.O.
FREQUENCY
AD2S90
P.S.D. AND
DYNAMIC
SHAPING
HIGH
REF
VEL
DIR
CLKOUT

Related parts for AD2S90-EB

AD2S90-EB Summary of contents

Page 1

... Encoder Emulation Automotive Motion Sensing and Control Factory Automation Limit Switching GENERAL DESCRIPTION The AD2S90 is a complete 12-bit resolution tracking resolver- to-digital converter. No external components are required to operate the device. The converter accepts 2 V rms 10% input signals in the range 3 kHz–20 kHz on the SIN, COS and REF inputs. A Type II ...

Page 2

... AD2S90–SPECIFICATIONS Parameter SIGNAL INPUTS Voltage Amplitude Frequency Input Bias Current Input Impedance 1 Common-Mode Volts CMRR REFERENCE INPUT Voltage Amplitude Frequency Input Bias Current Input Impedance Permissible Phase Shift CONVERTER DYNAMICS Bandwidth Maximum Tracking Rate Maximum VCO Rate (CLKOUT) Settling Time ...

Page 3

... Max Units Test Conditions/Notes 200 ns DIR to CLKOUT Positive Edge 400 ns CLKOUT Pulsewidth 250 ns CLKOUT Negative Edge and NM Transition –3– AD2S90 = – +85 C unless LSB t 7 Test Conditions/Notes CS to DATA Enable CS to 1st SCLK Negative Edge SCLK Low Pulse SCLK High Pulse ...

Page 4

... CAUTION The AD2S90 features an input protection circuit consisting of large “distributed” diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charges Device Model). Proper ESD precautions are strongly recommended to avoid functional damage or performance degradation ...

Page 5

... E = rotor excitation amplitude O Principle of Operation The AD2S90 operates on a Type 2 tracking closed-loop prin- ciple. The output continually tracks the position of the resolver without the need for external convert and wait states. As the transducer moves through a position equivalent to the least significant bit weighting, the output is updated by one LSB. ...

Page 6

... A 1024 line laser-based encoder will have a maximum speed of 7300 rpm. The inclusion outputs allows the AD2S90 + resolver solution to replace optical encoders directly without the need to change or upgrade existing application software. ...

Page 7

... In this mode the ADSP-2105 provides a CS and a AD2S90 SOLVER serial clock to the AD2S90. The serial clock is inverted to pre- vent timing errors as a result of both the AD2S90 and ADSP- 2105 clock data on the negative edge of SCLK. The first data bit is void; 12 bits of significant data then follow on each con- secutive negative edge of the clock ...

Page 8

... In most data acquisition or control systems the A, B incremental outputs must be decoded into absolute information, normally a parallel word, before they can be utilized effectively. To decode the A, B outputs on the AD2S90 the user must implement a 4 decoding architecture. The principle states that one A, B cycle represents 4 LSB weighted increments of the converter (see Equation 4 • ...

Page 9

... VCO/counter perform the two integrations inher- ent in a Type 2 loop. The overall system response of the AD2S90 is that of a unity gain second order low-pass filter, with the angle of the resolver as the input and the digital position data as the output. Figure 17 illustrates the AD2S90 system diagram ...

Page 10

... Angular Error K K can be used to predict the output position error for a given a input acceleration. The AD2S90 has a fixed K –2 sec if we apply an input accelerating at 100 revs/sec can be calculated as follows: Error in LSBs ...

Page 11

... AD2S90 AGND pin. The SYNREF output of the AD2S99 should be connected to the REF input pin of the AD2S90 via a 0.1 F capacitor with a 100 k resistor to GND. This is to block out any dc offset in the SYNREF signal. For more detailed information please refer to the AD2S99 data sheet ...

Page 12

... AD2S90 0.048 (1.21) 0.042 (1.07) OUTLINE DIMENSIONS Dimensions shown in inches and (mm). P-20A 20-Lead Plastic Leaded Chip Carrier (PLCC) 0.180 (4.57) 0.165 (4.19) 0.048 (1.21) 0.056 (1.42) 0.042 (1.07) 0.025 (0.63) 0.042 (1.07) 0.015 (0.38 0.021 (0.53 PIN 1 0.050 0.013 (0.33) 0.330 (8.38) IDENTIFIER (1 ...

Related keywords