24C08A ATMEL Corporation, 24C08A Datasheet

no-image

24C08A

Manufacturer Part Number
24C08A
Description
2-Wire Serial EEPROM
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
24C08A
Manufacturer:
ATMEL
Quantity:
27
Part Number:
24C08A
Manufacturer:
AT
Quantity:
563
Part Number:
24C08AN
Manufacturer:
TEMIC
Quantity:
151 937
Part Number:
24C08ANSI27
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
24C08API27
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Features
Description
The AT24C02A/04A/08A provides 2048/4096/8192 bits of serial electrically erasable
and programmable read only memory (EEPROM) organized as 256/512/1024 words
of 8 bits each. The device is optimized for use in many industrial and commercial
applications where low power and low voltage operation are essential. The
AT24C02A/04A/08A is available in space saving 8-pin PDIP, 8-pin, 14-pin SOIC, and
8-pin TSSOP packages and is accessed via a 2-wire serial interface. In addition, the
entire family is available in 5.0V (4.5V to 5.5V), 2.7V (2.7V to 5.5V), 2.5V (2.5V to
5.5V) and 1.8V (1.8V to 5.5V) versions.
Pin Configurations
Pin Name
A
SDA
SCL
WP
NC
Write Protect Pin for Hardware Data Protection
Low Voltage and Standard Voltage Operation
Internally Organized 256 x 8 (2K), 512 x 8 (4K) or 1024 x 8 (8K)
2-Wire Serial Interface
Schmitt Trigger, Filtered Inputs for Noise Supperssion
Bidirectional Data Transfer Protocol
100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Compatibility
8-Byte Page (2K), 16-Byte Page (4K, 8K) Write Modes
Partial Page Writes Are Allowed
Self-Timed Write Cycle (10 ms max)
High Reliability
Automotive Grade and Extended Temperature Devices Available
8-Pin and 14-Pin JEDEC SOIC, 8-Pin PDIP, and 8-Pin TSSOP Packages
0
– Utilizes Different Array Protection Compared to the AT24C02/04/08
– 5.0 (V
– 2.7 (V
– 2.5 (V
– 1.8 (V
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
– ESD Protection: >3000V
to A
2
CC
CC
CC
CC
= 4.5V to 5.5V)
= 2.7V to 5.5V)
= 2.5V to 5.5V)
= 1.8V to 5.5V)
14-Pin SOIC
Write Protect
Function
Serial Data
Serial Clock Input
No Connect
Address Inputs
8-Pin TSSOP
8-Pin SOIC
8-Pin PDIP
2-Wire Serial
EEPROM
2K (256 x 8)
4K (512 x 8)
8K (1024 x 8)
AT24C02A
AT24C04A
AT24C08A
AT24C02A/04A/
08A
Rev. 0976B–07/98
1

Related parts for 24C08A

24C08A Summary of contents

Page 1

... Function Address Inputs 0 2 SDA Serial Data SCL Serial Clock Input WP Write Protect NC No Connect 14-Pin SOIC 2-Wire Serial EEPROM 2K (256 (512 (1024 x 8) AT24C02A AT24C04A AT24C08A 8-Pin PDIP AT24C02A/04A/ 08A 8-Pin SOIC 8-Pin TSSOP Rev. 0976B–07/98 1 ...

Page 2

... The A0 pin con- nect. The AT24C08A only uses the A2 input for hardwire addr total of two ces addressed on a single bus system. The A0 and A1 pins are no connects ...

Page 3

... Random word addressing requires a 9 bit data word address. Full (8K) Array AT24C08A, 8K SERIAL EEPROM: The 8K is internally organized with 4 blocks of 256 pages of 4-bytes each. Random word addressing requires a 10 bit data word address 1.0 MHz, V ...

Page 4

... STOP bit and the completion of any internal operations. MEMORY RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by follow- ing these steps:(a) Clock cycles, (b) look for SDA high in each cycle while SCL is high and then (c) create a start condition as SDA is high ...

Page 5

Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O) Write Cycle Timing (SCL: Serial Clock, SDA: Serial Data I/O) SCL SDA 8th BIT WORD n Note: 1. The write cycle time t WR clear/write cycle. ACK STOP CONDITION is the ...

Page 6

Data Validity Start and Stop Definition Output Acknowledge AT24C02A/04A/08A 6 ...

Page 7

... This address stays valid between operations as long as the chip power is maintained. The address “roll over” during read is from the last byte of the last memory page to the first byte of the first page. The address “roll over” during write is from the last byte of the current page to the first byte of the same page ...

Page 8

... As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word Figure 1. Device Address Figure 2. Byte Write SDA LINE Figure 3. Page write ...

Page 9

Figure 4. Current Address Read SDA LINE Figure 5. Random Read DEVICE T ADDRESS SDA LINE Figure 6. Sequential Read DEVICE T D ADDRESS M L ...

Page 10

AT24C02A Ordering Information t (max) I (max) I (max (ms 3000 18 3000 18 10 1500 4 1500 4 10 1000 4 1000 4 10 800 3 800 3 8P3 8-Lead, 0.300" ...

Page 11

AT24C04A Ordering Information t (max) I (max) I (max (ms 3000 18 3000 18 10 1500 4 1500 4 10 1000 4 1000 4 10 800 3 800 3 8P3 8-Lead, 0.300" ...

Page 12

... AT24C08A Ordering Information t (max) I (max) I (max (ms 3000 18 3000 18 10 1500 4 1500 4 10 1000 4 1000 4 10 800 3 800 3 8P3 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S1 8-Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 14S 14-Lead, 0.150" ...

Page 13

Packaging Information 8P3, 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-001 BA .400 (10.16) .355 (9.02) PIN 1 .300 (7.62) REF .210 (5.33) MAX .100 (2.54) BSC SEATING PLANE .150 (3.81) .115 ...

Related keywords