74AUP1G125 NXP Semiconductors, 74AUP1G125 Datasheet

no-image

74AUP1G125

Manufacturer Part Number
74AUP1G125
Description
Low-power buffer/line driver 3-state
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74AUP1G125GM
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74AUP1G125GM,115
Manufacturer:
NXP Semiconductors
Quantity:
4 050
Part Number:
74AUP1G125GMЈ¬115
Manufacturer:
NXP
Quantity:
25 000
Part Number:
74AUP1G125GW
Manufacturer:
PHILIPS
Quantity:
28 562
Part Number:
74AUP1G125GW
Manufacturer:
NXP
Quantity:
19 602
1. General description
2. Features
The 74AUP1G125 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all
inputs makes the circuit tolerant to slower input rise and fall times across the entire
V
consumption across the entire V
This device is fully specified for partial Power-down applications using I
The I
the device when it is powered down.
The 74AUP1G125 provides the single non-inverting buffer/line driver with 3-state output.
The 3-state output is controlled by the output enable input (OE).
A HIGH level at pin OE causes the output to assume a high-impedance OFF-state. This
device has the input-disable feature, which allows floating input signals. The inputs are
disabled when OE is HIGH.
I
I
I
I
I
I
I
I
I
I
I
I
CC
74AUP1G125
Low-power buffer/line driver; 3-state
Rev. 02 — 30 June 2006
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
ESD protection:
Low static power consumption; I
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
Input-disable feature allows floating input conditions
I
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C
OFF
N
N
N
N
N
N
N
N
range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power
OFF
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
HBM JESD22-A114-C Class 3A. Exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101-C exceeds 1000 V
circuitry provides partial Power-down mode operation
circuitry disables the output, preventing the damaging backflow current through
CC
range from 0.8 V to 3.6 V.
CC
= 0.9 A (maximum)
CC
www.DataSheet4U.com
Product data sheet
OFF
.

Related parts for 74AUP1G125

74AUP1G125 Summary of contents

Page 1

... The I OFF the device when it is powered down. The 74AUP1G125 provides the single non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE). A HIGH level at pin OE causes the output to assume a high-impedance OFF-state. This device has the input-disable feature, which allows floating input signals. The inputs are disabled when OE is HIGH ...

Page 2

... Package Temperature range Name 74AUP1G125GW +125 C 74AUP1G125GM +125 C 74AUP1G125GF +125 C 4. Marking Table 2: Marking Type number 74AUP1G125GW 74AUP1G125GM 74AUP1G125GF 5. Functional diagram mna118 Fig 1. Logic symbol 74AUP1G125_2 Product data sheet Description TSSOP5 plastic thin shrink small outline package; 5 leads; ...

Page 3

... V) 4 data output 5 not connected 6 supply voltage Rev. 02 — 30 June 2006 74AUP1G125 Low-power buffer/line driver; 3-state 74AUP1G125 n.c. GND 001aaf014 Transparent top view Fig 6. Pin configuration SOT891 (XSON6) Output Y L ...

Page 4

... +125 C amb derates linearly with 4.0 mW/K. tot derates linearly with 2.4 mW/K. tot Conditions Active mode Power-down mode 0 3 Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state Min Max Unit 0.5 +4 [1] 0.5 +4 [1] ...

Page 5

... GND 0 3 Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state Min Typ Max 0.35 ...

Page 6

... GND Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state Min Typ Max [ [ 110 [ ...

Page 7

... GND Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state Min Typ Max - - 0 0 120 [ 0. ...

Page 8

... see Figure Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state Min Typ Max - - 0. 1 180 [ [1] Min Typ Max Unit - 20 ...

Page 9

... see Figure Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state [1] Min Typ Max Unit - 24 3.2 6.4 12.3 ns 2.1 4.5 7.3 ns 1.9 3.8 5.5 ns 2.1 3.2 4.2 ns 1.8 3.0 3 ...

Page 10

... see Figure Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state [1] Min Typ Max Unit - 60 4.3 6.5 9.2 ns 3.0 5.0 6.5 ns 3.0 5.3 6.6 ns 2.1 3.8 4.9 ns 2.9 5.0 6 ...

Page 11

... see Figure Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state [1] Min Typ Max [ 4.2 - ...

Page 12

... see Figure Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state + +125 C Min Max Min Max 3.0 13.8 3.0 15.2 1.9 8.5 1.9 9.4 1.7 6.8 1.7 7.6 1.6 5.3 1.6 5.9 1.6 4 ...

Page 13

... input M GND t PHL Y output V M Table 10. Input 0 Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state + +125 C Min Max Min Max 4.4 21.6 4.4 24.0 3.0 13.0 3.0 14.5 2.6 10.3 2.6 11.5 2.5 7.8 2.5 8.7 2.5 7.5 2.5 8.3 4.8 22.8 4.8 25.3 3.1 12 ...

Page 14

... PHZ GND outputs enabled disabled Table 11. Output Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state t PZL PZH V M outputs outputs enabled mna644 0 0. ...

Page 15

... DUT GENERATOR [ open = for measuring propagation delays, setup and hold times and pulse width R L Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state V EXT 001aac521 of the pulse generator. EXT , t t ...

Page 16

... 1 scale (1) ( 0.30 0.25 2.25 1.35 0.65 1.3 0.15 0.08 1.85 1.15 REFERENCES JEDEC JEITA MO-203 SC-88A Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state detail 2.25 0.46 0.425 0.3 0.1 0.1 2.0 0.21 EUROPEAN ISSUE DATE PROJECTION ...

Page 17

... scale 1.05 0.35 0.40 0.6 0.5 0.95 0.27 0.32 REFERENCES JEDEC JEITA MO-252 Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state 4 ( EUROPEAN PROJECTION © Koninklijke Philips Electronics N.V. 2006. All rights reserved. SOT886 ISSUE DATE 04-07-15 04-07- ...

Page 18

... scale 1.05 0.35 0.40 0.55 0.35 0.95 0.27 0.32 REFERENCES JEDEC JEITA Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state SOT891 2 mm EUROPEAN ISSUE DATE PROJECTION 05-03-11 05-04-06 © Koninklijke Philips Electronics N.V. 2006. All rights reserved ...

Page 19

... Revision history Table 14: Revision history Document ID Release date 74AUP1G125_2 20060630 • Modifications: ESD HBM and C • Added type number 74AUP1G125GF (XSON6/SOT891) package 74AUP1G125_1 20050718 74AUP1G125_2 Product data sheet Data sheet status Change notice Product data sheet - values modified in Section ...

Page 20

... Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. Rev. 02 — 30 June 2006 74AUP1G125 www.DataSheet4U.com Low-power buffer/line driver; 3-state © Koninklijke Philips Electronics N.V. 2006. All rights reserved ...

Page 21

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © Koninklijke Philips Electronics N.V. 2006. For more information, please visit: http://www.semiconductors.philips.com. For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com. Document identifier: 74AUP1G125_2 All rights reserved. Date of release: 30 June 2006 ...

Related keywords