74F825 Fairchild, 74F825 Datasheet

no-image

74F825

Manufacturer Part Number
74F825
Description
8-Bit D-Type Flip-Flop
Manufacturer
Fairchild
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74F825N
Manufacturer:
PHILIPS
Quantity:
8
Part Number:
74F825N
Manufacturer:
SIG
Quantity:
2 069
© 1999 Fairchild Semiconductor Corporation
74F825SC
74F825SPC
74F825
8-Bit D-Type Flip-Flop
General Description
The 74F825 is an 8-bit buffered register. It has Clock
Enable and Clear features which are ideal for parity bus
interfacing in high performance microprogramming sys-
tems. Also included in the 74F825 are multiple enables that
allow multi-user control of the interface.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Order Number
Package Number
IEEE/IEC
M24B
N24C
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
DS009597
Features
Connection Diagram
3-STATE output
Clock enable and clear
Multiple output enables
Package Description
April 1988
Revised August 1999
www.fairchildsemi.com

Related parts for 74F825

74F825 Summary of contents

Page 1

... D-Type Flip-Flop General Description The 74F825 is an 8-bit buffered register. It has Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming sys- tems. Also included in the 74F825 are multiple enables that allow multi-user control of the interface. ...

Page 2

... When the OE is HIGH, the outputs go to the high impedance state. Opera- tion of the OE input does not affect the state of the flip- flops. The 74F825 has Clear (CLR) and Clock Enable (EN) pins. When the CLR is LOW and the OE is LOW the outputs are LOW ...

Page 3

... Min Max V 2.7V IN Max V 7.0V IN Max V V OUT 0.0 All Other Pins Grounded V 150 mV IOD 0.0 All Other Pins Grounded Max V 0.5V IN Max V 2.7V OUT Max V 0.5V OUT Max V 0V OUT 0.0V V 5.25V OUT Max V HIGH Z O www.fairchildsemi.com ...

Page 4

... Hold Time, HIGH or LOW (H) CP Pulse Width W t (L) HIGH or LOW W t (L) CLR Pulse Width, LOW W t CLR Recovery Time REC www.fairchildsemi.com 125 5. Min Typ Max Min ...

Page 5

... Physical Dimensions inches (millimeters) unless otherwise noted 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M24B 5 www.fairchildsemi.com ...

Page 6

... Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. ...

Related keywords