74LCX574 Fairchild Semiconductor, 74LCX574 Datasheet

no-image

74LCX574

Manufacturer Part Number
74LCX574
Description
Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
Manufacturer
Fairchild Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LCX574
Manufacturer:
ON
Quantity:
20
Part Number:
74LCX574
Manufacturer:
ST
0
Part Number:
74LCX574
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74LCX574M
Manufacturer:
STM
Quantity:
6 856
Part Number:
74LCX574MSAX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74LCX574MTC
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
74LCX574MTR
Manufacturer:
ST
0
Part Number:
74LCX574MTR
Manufacturer:
ST
Quantity:
7 992
Part Number:
74LCX574T
Manufacturer:
ST
0
Part Number:
74LCX574WMX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
© 1999 Fairchild Semiconductor Corporation
74LCX574WM
74LCX574SJ
74LCX574MSA
74LCX574MTC
74LCX574
Low Voltage Octal D-Type Flip-Flop with 5V Tolerant
Inputs and Outputs
General Description
The LCX574 is a high-speed, low power octal flip-flop with
a buffered common Clock (CP) and a buffered common
Output Enable (OE). The information presented to the D
inputs is stored in the flip-flops on the LOW-to-HIGH Clock
(CP) transition.
The LCX574 is functionally identical to the LCX374 except
for the pinouts.
The LCX574 is designed for low voltage (2.5V or 3.3V) V
applications with capability of interfacing to a 5V signal
environment. The LCX574 is fabricated with an advanced
CMOS technology to achieve high speed operation while
maintaining CMOS low power dissipation.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Order Number
D
CP
OE
O
Pin Names
0
0
–D
–O
7
7
Package Number
Data Inputs
Clock Pulse Input
3-STATE Output Enable Input
3-STATE Outputs
MSA20
MTC20
M20B
M20D
Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
DS012406.prf
CC
Features
Note 1: To Ensure the high-Impedance state during power up or down, OE
should be tied to V
resistor is determined by the current-sourcing capability of the driver.
Connection Diagram
5V tolerant inputs and outputs
2.3V–3.6V V
7.5 ns t
Power down high impedance inputs and outputs
Supports live insertion/withdrawal (Note 1)
Implements patented noise/EMI reduction circuitry
Latch-up performance exceeds 500 mA
ESD performance:
24 mA output drive (V
Human body model
Machine model
Package Description
PD
max (V
CC
CC
through a pull-up resistor: the minimum value or the
specifications provided
CC
200V
3.3V), 10 A I
CC
2000V
3.0V)
March 1995
Revised April 1999
CC
www.fairchildsemi.com
max

Related parts for 74LCX574

74LCX574 Summary of contents

Page 1

... MSA20 20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide 74LCX574MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. ...

Page 2

Functional Description The LCX574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D ...

Page 3

Absolute Maximum Ratings Symbol Parameter V Supply Voltage Input Voltage Output Voltage Input Diode Current Output Diode Current Output Source/Sink Current Supply ...

Page 4

DC Electrical Characteristics Symbol Parameter I Quiescent Supply Current CC I Increase in I per Input CC CC Note 5: Outputs disabled or 3-STATE only. AC Electrical Characteristics Symbol Parameter f Maximum Clock Frequency MAX t Propagation Delay PHL t ...

Page 5

AC LOADING and WAVEFORMS FIGURE 1. AC Test Circuit (C Test t PLH t PZL t PZH Waveform for Inverting and Non-Inverting Functions Propagation Delay. Pulse Width and t rec 3-STATE Output Low Enable and Disable Times for Logic (Input ...

Page 6

Schematic Diagram Generic for LCX Family www.fairchildsemi.com 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20B Package Number M20D 7 www.fairchildsemi.com ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide www.fairchildsemi.com Package Number MSA20 8 ...

Page 9

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE ...

Related keywords