74lvch32373a NXP Semiconductors, 74lvch32373a Datasheet
74lvch32373a
Available stocks
Related parts for 74lvch32373a
74lvch32373a Summary of contents
Page 1
... DATA SHEET 74LVCH32373A 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state Product specification Supersedes data of 1999 Nov 24 INTEGRATED CIRCUITS 2004 May 19 ...
Page 2
... Inputs can be driven from either 3 devices. The 74LVCH32373A consists of 4 sections of eight D-type transparent latches with 3-state true outputs. When input nLE is HIGH, data at the nDn inputs enter the latches. In this condition the latches are transparent, i ...
Page 3
... TEMPERATURE RANGE BALL SYMBOL Product specification 74LVCH32373A INTERNAL LATCH nDn PACKAGE PINS PACKAGE MATERIAL 96 LFBGA96 plastic DESCRIPTION 1D2 data input 1D3 data input ...
Page 4
... GND ground ( GND ground ( 4D4 data input R6 4D5 data input T1 4Q6 data output T2 4Q7 data output T3 4OE output enable input (active LOW) T4 4LE latch enable input (active HIGH) T5 4D7 data input T6 4D6 data input 4 Product specification 74LVCH32373A DESCRIPTION ...
Page 5
... D Q LATCH 2LE 2OE to 7 other channels 4D0 3Q0 D Q LATCH 4LE 4OE to 7 other channels Fig.2 Logic symbol. 5 Product specification 74LVCH32373A mna492 V V GND GND GND GND 4LE GND GND GND GND 4OE ...
Page 6
... V > < output HIGH or LOW state; note 1 output 3-state; note note +85 C; note 3 amb derates linearly with 1.8 mW/K. 6 Product specification 74LVCH32373A MNA473 MIN. MAX. 2.7 3.6 1.2 3 5 MIN. ...
Page 7
... 0.8 V; 3.0 I notes 3 and 2.0 V; 3.0 I notes 3 and 4 notes 3 and 5 3.6 notes 3 and 5 3.6 = 3.3 V and amb > V allowing 5 the input pin Product specification 74LVCH32373A MIN. TYP. MAX 2.0 GND 0 0.8 CC GND 0.20 0.40 0.55 0 ...
Page 8
... Notes 1. All typical values are measured Measured 3 2004 May 19 = 500 . L CONDITIONS WAVEFORMS see Fig 4 and 8 see Fig 5 and 8 see Fig 5 see Fig 6 see Fig amb 8 Product specification 74LVCH32373A MIN. TYP. MAX. V (V) CC 1.2 12 2.7 1.5 4.9 (2) 3.0 to 3.6 1.0 3.0 4.4 1.2 14 2.7 1.5 5.3 (2) 3 ...
Page 9
... Fig.5 Latch enable inputs (nLE) pulse width and the latch enable input to outputs (nQn) propagation delay times. 2004 May nDn input V M GND t PHL V OH nQn output GND PHL Product specification 74LVCH32373A t PLH mna494 PLH mna495 ...
Page 10
... < 2 Fig.7 3-state output enable and disable times. 10 Product specification 74LVCH32373A mna496 t PZL PZH V M outputs outputs enabled disabled MNA478 V and V are typical output voltage drop that occur with ...
Page 11
... PLH PHL ( 500 open 50 pF 500 open 50 pF 500 open = 1000 . L of the pulse generator. o Fig.8 Load circuitry for switching times. 11 Product specification 74LVCH32373A V EXT MNA616 V EXT PZH PHZ PZL PLZ GND ...
Page 12
... 1 1 scale 5.6 13.6 0 0.15 5.4 13.4 REFERENCES JEDEC JEITA 12 Product specification 74LVCH32373A detail 0.1 0.1 0.2 EUROPEAN PROJECTION SOT536-1 ISSUE DATE 00-03-04 03-02-05 ...
Page 13
... Product specification 74LVCH32373A DEFINITION These products are not Philips Semiconductors ...
Page 14
Philips Semiconductors – a worldwide company Contact information For additional information please visit http://www.semiconductors.philips.com. For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com. © Koninklijke Philips Electronics N.V. 2004 All rights are reserved. Reproduction in whole or in part is prohibited ...