74vhc393 Fairchild Semiconductor, 74vhc393 Datasheet
74vhc393
Available stocks
Related parts for 74vhc393
74vhc393 Summary of contents
Page 1
... Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering number. Pb-Free package per JEDEC J-STD-020B. Note: 1. Device available in Tape and Reel only. ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 General Description 25°C The VHC393 is an advanced high speed CMOS 4-bit A Binary Counter fabricated with silicon gate CMOS tech- 25° ...
Page 2
... Connection Diagram Pin Descriptions Pin Names CLR1, CLR2 Clear Inputs Clock Pulse Inputs 1 2 QA, QB, QC, QD Outputs System Diagram ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 Logic Symbol/s Truth Table Description Inputs Don’t Care 2 IEEE/IEC Outputs CLR ...
Page 3
... Timing Chart ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 3 www.fairchildsemi.com ...
Page 4
... Operating Temperature OPR Input Rise and Fall Time 3.3V ±0. 5.0V ±0.5V CC Note: 2. Unused inputs must be held HIGH or LOW. They may not float. ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 Parameter (4) (2) Parameter 4 Rating –0.5V to +7.0V –0.5V to +7.0V –0. 0.5V CC –20mA ±20mA ±25mA ±75mA – ...
Page 5
... HIGH Level Input IH Voltage 3.0 – 5.5 V LOW Level Input IL Voltage 3.0 – 5.5 V HIGH Level Output OH Voltage V LOW Level Output OL Voltage I Input Leakage 0 – 5.5 IN Current I Quiescent Supply CC Current ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 (V) Conditions Min. 2.0 1.50 0 2.0 2 –50µA 1 3.0 2.9 4.5 4.4 3.0 I –4mA 2. ...
Page 6
... Operating Requirements Symbol Parameter t (L), t (H) Minimum Pulse Width (CP (H) Minimum Pulse Width (CLR Minimum Removal Time REM ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1 (V) Conditions Min. CC 3.3 ± 0.3 C 15pF L C 50pF L 5.0 ± 0.5 C 15pF L C 50pF L 3.3 ± 0.3 ...
Page 7
... Physical Dimensions Dimensions are in millimeters unless otherwise noted. Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 Package Number M14A 7 www.fairchildsemi.com ...
Page 8
... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 Package Number M14D 8 www.fairchildsemi.com ...
Page 9
... Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 Package Number MTC14 9 www.fairchildsemi.com ...
Page 10
... Datasheet Identification Product Status Advance Information Formative or In Design Preliminary First Production No Identification Needed Full Production Obsolete Not In Production ©1998 Fairchild Semiconductor Corporation 74VHC393 Rev. 1.4 HiSeC™ Power-SPM™ i-Lo™ PowerTrench Programmable Active Droop™ ImpliedDisconnect™ ® QFET IntelliMAX™ QS™ ...