A6812 Allegro MicroSystems, A6812 Datasheet

no-image

A6812

Manufacturer Part Number
A6812
Description
DABiC-IV/ 20-BIT SERIAL-INPUT/ LATCHED SOURCE DRIVER
Manufacturer
Allegro MicroSystems
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A6812EEP
Manufacturer:
Allegro MicroSystems, LLC
Quantity:
10 000
Part Number:
A6812EEP
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Part Number:
A6812EEP-T
Manufacturer:
Allegro MicroSystems, LLC
Quantity:
10 000
Part Number:
A6812EEPTR
Manufacturer:
Allegro MicroSystems, LLC
Quantity:
10 000
Part Number:
A6812EEPTR-T
Manufacturer:
Allegro MicroSystems, LLC
Quantity:
10 000
Part Number:
A6812ELW
Manufacturer:
ALLEGRO
Quantity:
27
Part Number:
A6812ELW
Manufacturer:
AMD
Quantity:
1 000
Part Number:
A6812ELW
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Part Number:
A6812ELWT
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Part Number:
A6812ELWTR-T
Manufacturer:
QUICKFILT
Quantity:
870
Part Number:
A6812SA
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Company:
Part Number:
A6812SA
Quantity:
120
Company:
Part Number:
A6812SA
Quantity:
120
Part Number:
A6812SA-T
Manufacturer:
MAXIM
Quantity:
22 058
Logic Supply Voltage, V
Driver Supply Voltage, V
Continuous Output Current Range,
Input Voltage Range,
Package Power Dissipation,
Operating Temperature Range, T
Storage Temperature Range,
Caution: These CMOS devices have input static
protection (Class 2) but are still susceptible to
damage if exposed to extremely high static
electrical charges.
DATA OUT
BLANKING
GROUND
SUPPLY
SERIAL
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
LOAD
I
V
P
(Suffix ‘E–’) .................. -40
(Suffix ‘S–’) .................. -20
T
OUT
12
S
20
18
15
14
13
11
IN
D
19
17
16
........................................ See Graph
............................... -55
....................... -0.3 V to V
......................... -40 mA to +15 mA
10
11
12
13
14
4
5
6
7
8
9
1
2
3
BLNK
V
BB
DD
BB
°
................... 7.0 V
................... 60 V
°
C to +125
CLK
°
°
V
ST
C to +85
C to +85
DD
A
DD
22
28
27
26
25
24
23
21
20
19
18
17
28
16
27
15
+ 0.3 V
Dwg. PP-029-7
STROBE
LOGIC
SUPPLY
SERIAL
DATA IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
CLOCK
OUT
OUT
°
°
°
7
8
1
2
3
4
5
6
9
10
C
C
C
6812
accompanying data latches and control circuitry with bipolar sourcing
outputs and pnp active pull downs. Designed primarily to drive
vacuum-fluorescent displays, the 60 V and -40 mA output ratings also
allow these devices to be used in many other peripheral power driver
applications. The A6812– features an increased data input rate (com-
pared with the older UCN/UCQ5812-F) and a controlled output slew
rate.
microprocessor-based systems. With a 3.3 V or 5 V logic supply, they
will operate to at least 10 MHz.
tions requiring additional drive lines. Similar devices are available as
the A6809– and A6810– (10 bits), A6811– (12 bits), and A6818– (32
bits).
sourcing up to 40 mA. The controlled output slew rate reduces electro-
magnetic noise, which is an important consideration in systems that
include telecommunications and/or microprocessors and to meet
government emissions regulations. For inter-digit blanking, all output
drivers can be disabled and all sink drivers turned on with a BLANK-
ING input high. The pnp active pull-downs will sink at least 2.5 mA.
commercial (suffix S-) or industrial (suffix E-) applications. Package
styles are provided for through-hole DIP (suffix -A), surface-mount
SOIC (suffix -LW), or minimum-area surface-mount PLCC (suffix
-EP). Copper lead frames, low logic-power dissipation, and low
output-saturation voltages allow these drivers to source 25 mA from all
outputs continuously to more than +43°C (suffix -LW), +61°C (suffix
-EP), or +77°C (suffix -A).
I Controlled Output Slew Rate
I High-Speed Data Storage
I 60 V Minimum
I High Data Input Rate
I PNP Active Pull-Downs
temperature range (E- or S-) and package type (-A, -EP, or -LW).
Always order by complete part number, e.g., A6812SLW .
Output Breakdown
The A6812– devices combine a 20-bit CMOS shift register,
The CMOS shift register and latches allow direct interfacing with
A CMOS serial data output permits cascade connections in applica-
The A6812– output source drivers are npn Darlingtons, capable of
Two temperature ranges are available for optimum performance in
Complete part number includes a suffix to identify operating
DABiC-IV, 20-BIT SERIAL-INPUT,
LATCHED SOURCE DRIVER
I Low Output-Saturation Voltages
I Low-Power CMOS Logic
I Improved Replacements
and Latches
for TL5812–, UCN5812–,
and UCQ5812–

Related parts for A6812

A6812 Summary of contents

Page 1

... A6809– and A6810– (10 bits), A6811– (12 bits), and A6818– (32 OUT 7 bits). OUT 8 The A6812– output source drivers are npn Darlingtons, capable of OUT 9 sourcing mA. The controlled output slew rate reduces electro- magnetic noise, which is an important consideration in systems that OUT ...

Page 2

... OUT 20 OUT 19 OUT 8 OUT OUT BLANKING Dwg. PP-059-1 GROUND V DD 2.5 2.0 1.5 1 0.5 OUT 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 2000, Allegro MicroSystems, Inc ...

Page 3

CLOCK SERIAL DATA IN STROBE BLANKING GROUND OUT Serial Shift Register Contents Data Clock Input Input ... N ... N ... R ...

Page 4

SERIAL-INPUT, LATCHED SOURCE DRIVER Characteristic Symbol Output Leakage Current I CEX Output Voltage V OUT(1) V OUT(0) Output Pull-Down Current I OUT(0) Input Voltage V IN(1) V IN(0) Input Current I IN(1) I IN(0) Input Clamp Voltage V ...

Page 5

CLOCK SERIAL DATA IN SERIAL DATA OUT STROBE BLANKING OUT BLANKING A. Data Active Time Before Clock Pulse (Data Set-Up Time), t ...................................... 25 ns su(D) B. Data Active Time After Clock Pulse (Data Hold Time), t ............................................ 25 ns ...

Page 6

SERIAL-INPUT, LATCHED SOURCE DRIVER 28 0.580 0.485 1 0.250 MAX 0.015 MIN 28 14.73 12.32 1 6.35 MAX 0.39 MIN NOTES: 1. Exact body and lead configuration at vendor’s option within limits shown. 2. Lead spacing tolerance is ...

Page 7

NOTES: 1. Exact body and lead configuration at vendor’s option within limits shown. 2. Lead spacing tolerance is non-cumulative. 3. Supplied in standard sticks/tubes of 38 devices or add “TR” to part ...

Page 8

SERIAL-INPUT, LATCHED SOURCE DRIVER 28 0.2992 0.2914 0.020 1 0.013 0.0926 0.1043 0.0040 28 7.60 7.40 0.51 1 0.33 2.65 2.35 0.10 NOTES: 1. Exact body and lead configuration at vendor’s option within limits shown. 2. Lead spacing ...

Page 9

... LATCHED SOURCE DRIVER The products described here are manufactured under one or more U.S. patents or U.S. patents pending. Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current ...

Page 10

SERIAL-INPUT, LATCHED SOURCE DRIVER * Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output. † Complete part number includes additional ...

Related keywords