AD678 Analog Devices, AD678 Datasheet

no-image

AD678

Manufacturer Part Number
AD678
Description
12-Bit 200 kSPS Complete Sampling ADC
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD678AD
Manufacturer:
ADI
Quantity:
471
Part Number:
AD678AD
Manufacturer:
ADI
Quantity:
215
Part Number:
AD678AJ
Manufacturer:
UNITRODE
Quantity:
2 000
Part Number:
AD678AJ
Manufacturer:
ADI
Quantity:
207
Part Number:
AD678BD
Manufacturer:
ADI
Quantity:
651
Part Number:
AD678BD
Manufacturer:
ADI
Quantity:
1 059
Part Number:
AD678BD
Manufacturer:
ADI
Quantity:
168
Part Number:
AD678BJ
Manufacturer:
ST
Quantity:
4
Part Number:
AD678BJ
Manufacturer:
ADI
Quantity:
237
Part Number:
AD678JD
Manufacturer:
ADI
Quantity:
558
Part Number:
AD678KD
Manufacturer:
ADI/亚德诺
Quantity:
20 000
a
PRODUCT DESCRIPTION
The AD678 is a complete, multipurpose 12-bit monolithic
analog-to-digital converter, consisting of a sample-hold ampli-
fier (SHA), a microprocessor compatible bus interface, a voltage
reference and clock generation circuitry.
The AD678 is specified for ac (or “dynamic”) parameters such
as S/N+D ratio, THD and IMD which are important in signal
processing applications. In addition, the AD678K, B and T
grades are fully specified for dc parameters which are important
in measurement applications.
The AD678 offers a choice of digital interface formats; the 12
data bits can be accessed by a 16-bit bus in a single read opera-
tion or by an 8-bit bus in two read operations (8+4), with right
or left justification. Data format is straight binary for unipolar
mode and twos complement binary for bipolar mode. The input
has a full-scale range of 10 V with a full power bandwidth of
1 MHz and a full linear bandwidth of 500 kHz. High input im-
pedance (10 MΩ) allows direct connection to unbuffered
sources without signal degradation.
This product is fabricated on Analog Devices’ BiMOS process,
combining low power CMOS logic with high precision, low
noise bipolar circuits; laser-trimmed thin-film resistors provide
high accuracy. The converter utilizes a recursive subranging
algorithm which includes error correction and flash converter
circuitry to achieve high speed and resolution.
The AD678 operates from +5 V and ±12 V supplies and dissipates
560 mW (typ). The AD678 is available in 28-lead plastic DIP,
ceramic DIP, and 44-lead J-leaded ceramic surface mount packages.
Screening to MIL-STD-883C Class B is also available.
*Protected by U.S. Patent Nos. 4,804,960; 4,814,767; 4,833,345; 4,250,445;
REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
4,808,908; RE30,586.
FEATURES
AC and DC Characterized and Specified
200k Conversions per Second
1 MHz Full Power Bandwidth
500 kHz Full Linear Bandwidth
72 dB S/N+D (K, B, T Grades)
Twos Complement Data Format (Bipolar Mode)
Straight Binary Data Format (Unipolar Mode)
10 M
8-Bit or 16-Bit Bus Interface
On-Board Reference and Clock
10 V Unipolar or Bipolar Input Range
Commercial, Industrial and Military Temperature
MIL-STD-883 Compliant Versions Available
(K, B and T Grades)
Range Grades
Input Impedance
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
PRODUCT HIGHLIGHTS
1. COMPLETE INTEGRATION: The AD678 minimizes ex-
2. SPECIFICATIONS: The AD678K, B and T grades provide
3. EASE OF USE: The pinout is designed for easy board lay-
4. RELIABILITY: The AD678 utilizes Analog Devices’ mono-
5. UPGRADE PATH: The AD678 provides the same pinout as
6. The AD678 is available in versions compliant with MIL-
REF
BIPOFF
AGND
REF
ternal component requirements by combining a high speed
sample-hold amplifier (SHA), ADC, 5 V reference, clock and
digital interface on a single chip. This provides a fully speci-
fied sampling A/D function unattainable with discrete designs.
fully specified and tested ac and dc parameters. The AD678J,
A and S grades are specified and tested for ac parameters; dc
accuracy specifications are shown as typicals. DC specifica-
tions (such as INL, gain and offset) are important in control
and measurement applications. AC specifications (such as
S/N+D ratio, THD and IMD) are of value in signal process-
ing applications.
out, and the choice of single or two read cycle output pro-
vides compatibility with 16- or 8-bit buses. Factory trimming
eliminates the need for calibration modes or external trim-
ming to achieve rated performance.
lithic BiMOS technology. This ensures long-term reliability
compared to multichip and hybrid designs.
the 14-bit, 128 kSPS AD679 ADC.
STD-883. Refer to the Analog Devices Military Products
Databook or current AD678/883B data sheet for detailed
specifications.
AIN
OUT
IN
SAMPLE/
VOLTAGE
HOLD
REF.
FUNCTIONAL BLOCK DIAGRAM
Complete Sampling ADC
CONVERTER
12-BIT D/A
CS
World Wide Web Site: http://www.analog.com
SC OE EOCEN SYNC 12/8 EOC
CONTROL LOGIC
12
GAIN
STAGE
CONVERSION
12-Bit 200 kSPS
LOGIC
© Analog Devices, Inc., 2000
CONVERTER
4-BIT FLASH
4
12
A/D
AD678*
REGISTER
OUTPUT
AD678
DB11
DB2
DB1
(R/L)
DB0
(HBE)
V
V
V
DGND
CC
EE
DD

Related parts for AD678

AD678 Summary of contents

Page 1

... The AD678 operates from +5 V and ±12 V supplies and dissipates 560 mW (typ). The AD678 is available in 28-lead plastic DIP, ceramic DIP, and 44-lead J-leaded ceramic surface mount packages. ...

Page 2

... –2– 10 200 kSPS, SAMPLE AD678K/B/T Max Min Typ Max –80 –88 –80 0.010 0.004 0.010 –80 –87 –80 1 500 –80 –85 –80 –80 –90 –80 = – ...

Page 3

... AD678 Units °C °C °C Bits LSB Bits LSB LSB LSB LSB LSB LSB LSB LSB LSB LSB LSB LSB V V MΩ pF µ ...

Page 4

... AD678 (All grades, T TIMING SPECIFICATIONS otherwise noted) Parameter SC Delay Conversion Time l Conversion Rate Convert Pulsewidth Aperture Delay Status Delay 2, 3 Access Time 5 Float Delay Output Delay Format Setup OE Delay Read Pulsewidth Conversion Delay EOCEN Delay NOTES 1 Includes acquisition time. 2 Measured from the falling edge of OE/EOCEN (0 the time at which the data lines/EOC cross 2 0.8 V. See Figure 3. ...

Page 5

... ESD SENSITIVITY The AD678 features input protection circuitry consisting of large “distributed” diodes and polysilicon series resistors to dissipate both high energy discharges (Human Body Model) and fast, low energy pulses (Charged Device Model). Per Method 3015.2 of MIL-STD-883C, the AD678 has been classified as a Category 1 device ...

Page 6

... JLCC PACKAGE PIN DB10 IDENTIFIER DB9 9 AIN 36 DB8 10 AD678 11 35 DB7 TOP VIEW 34 DB6 12 OUT DB5 DB4 DB3 ...

Page 7

... At this point, the amplitude of the reconstructed fundamental has degraded by less than 0.1 dB. Beyond this frequency, distor- tion of the sampled input signal increases significantly. The AD678 has been designed to optimize input bandwidth, al- lowing the AD678 to undersample input signals with frequen- cies significantly above the converter’s Nyquist frequency. ...

Page 8

... AD678–Dynamic Performance Figure 4. Harmonic Distortion vs. Input Frequency Figure 5. S/N+D vs. Input Amplitude (f 200 kSPS) SAMPLE Figure 6. S/N+D vs. Input Frequency and Amplitude Figure 7. Nonaveraged 2048 Point FFT at 200 kSPS 49.902 kHz IN Figure 8. IMD Plot for f = 9.08 kHz (fa), 9.58 kHz (fb) IN Figure 9. Power Supply Rejection (f ...

Page 9

... In track mode, the sample-hold will settle to ± 0.01% (12 bits µs maximum. The acquisition time does not affect the throughput rate as the AD678 goes back into track mode more than 1 µs before the next conversion. In multichannel systems, the input channel can be switched as soon as EOC goes LOW if the maximum throughput rate is needed ...

Page 10

... LSB) and ± 0.5% of gain trim range (20 LSB). Either or both of the trim pots can be replaced with 50 Ω ± 1% fixed resistors if the AD678 accuracy limits are sufficient for the application. If the pins are shorted together, the additional offset and gain errors will be approximately 1%. ...

Page 11

... DGND keeping lead lengths as short as possible. Then connect AGND and DGND together at the AD678. If multiple AD678s are used or the AD678 shares ana- log supplies with other components, connect the analog and digital returns together once at the power supplies rather than at each chip ...

Page 12

... AD678 data memory interface with three hardware wait states. The converter is configured to run asynchronously using a sam- pling clock. The EOC output of the AD678 gets asserted at the end of each conversion and causes an interrupt. Upon interrupt, the ADSP-2100A immediately executes a data memory write instruction which asserts HBE ...

Page 13

... REV. C OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 28-Lead Ceramic DIP Package (D-28) 28-Lead Plastic DIP Package (N-28A) –13– AD678 ...

Page 14

... AD678 OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 44-Terminal Lead Ceramic (J-44) –14– REV. C ...

Related keywords