AD7819 Analog Devices, AD7819 Datasheet

no-image

AD7819

Manufacturer Part Number
AD7819
Description
+2.7 V to +5.5 V, 200 kSPS 8-Bit Sampling ADC
Manufacturer
Analog Devices
Datasheet

Specifications of AD7819

Resolution (bits)
8bit
# Chan
1
Sample Rate
200kSPS
Interface
Par
Analog Input Type
SE-Uni
Ain Range
Uni (Vref)
Adc Architecture
SAR
Pkg Type
DIP,SOIC,SOP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7819YR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7819YRREEL
Manufacturer:
ANALOGDEVICES
Quantity:
4 352
Part Number:
AD7819YRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7819YRUZ
Quantity:
1 000
Company:
Part Number:
AD7819YRUZ-REEL
Quantity:
1 500
Part Number:
AD7819YRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
a
GENERAL DESCRIPTION
The AD7819 is a high speed, microprocessor-compatible, 8-bit
analog-to-digital converter with a maximum throughput of
200 kSPS. The converter operates off a single 2.7 V to 5.5 V
supply and contains a 4.5 µs successive approximation A/D
converter, track/hold circuitry, on-chip clock oscillator and 8-bit
wide parallel interface. The parallel interface is designed to
allow easy interfacing to microprocessors and DSPs. Using only
address decoding logic the AD7819 is easily mapped into the
microprocessor address space.
When used in its power-down mode, the AD7819 automatically
powers down at the end of a conversion and powers up at the
start of a new conversion. This feature significantly reduces the
power consumption of the part at lower throughput rates. The
AD7819 can also operate in a high speed mode where the part is
not powered down between conversions. In this mode of opera-
tion the part is capable of providing 200 kSPS throughput.
The part is available in a small, 16-lead 0.3" wide, plastic dual-
in-line package (DIP); in a 16-lead, 0.15" wide, narrow body
small outline IC (SOIC) and in a 16-lead, narrow body, thin
shrink small outline package (TSSOP).
PRODUCT HIGHLIGHTS
1. Low Power, Single Supply Operation
2. Automatic Power-Down
3. Parallel Interface
4. Dynamic Specifications for DSP Users
The AD7819 operates from a single 2.7 V to 5.5 V supply
and typically consumes only 10.5 mW of power. The power
dissipation can be significantly reduced at lower through-
put rates by using the automatic power-down mode.
The automatic power-down mode, whereby the AD7819
goes into power-down mode at the end of a conversion and
powers up before the next conversion, means the AD7819
is ideal for battery powered applications; e.g., 57.75 µW
@ 1 kSPS. (See Power vs. Throughput Rate section.)
An easy to use 8-bit wide parallel interface allows interfacing
to most popular microprocessors and DSPs with minimal
external circuitry.
In addition to the traditional ADC specifications, the AD7819
is specified for ac parameters, including signal-to-noise ratio
and distortion.
V
IN
AD7819
V
T/H
FUNCTIONAL BLOCK DIAGRAM
DD
2.7 V to 5.5 V, 200 kSPS
AGND
REDISTRIBUTION
CHARGE
COMP
8-Bit Sampling ADC
DAC
V
CLOCK
REF
OSC
BUSY CS
CONTROL
DRIVERS
THREE-
STATE
LOGIC
RD CONVST
AD7819
DB7
DB0

Related parts for AD7819

AD7819 Summary of contents

Page 1

... This feature significantly reduces the power consumption of the part at lower throughput rates. The AD7819 can also operate in a high speed mode where the part is not powered down between conversions. In this mode of opera- tion the part is capable of providing 200 kSPS throughput. ...

Page 2

... AD7819–SPECIFICATIONS Parameter DYNAMIC PERFORMANCE 1 Signal to (Noise + Distortion) Ratio 1 Total Harmonic Distortion (THD) 1 Peak Harmonic or Spurious Noise 2 Intermodulation Distortion 2nd Order Terms 3rd Order Terms DC ACCURACY Resolution Minimum Resolution for Which No Missing Codes Are Guaranteed 1 Relative Accuracy 1 Differential Nonlinearity (DNL) 1 Total Unadjusted Error ...

Page 3

... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7819 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...

Page 4

... CONVST 4 CONVST signal. A high-to-low transition on this line initiates the conversion process if the internal CONVST signal is low. Depending on the signal on this pin at the end of a conversion, the AD7819 automatically powers down. CS Chip Select. This is a logic input used in conjunction with RD to enable outputs. ...

Page 5

... N-bit converter with a sine wave input is given by: Signal to (Noise + Distortion) = (6.02N + 1.76) dB Thus for an 8-bit converter, this is 50 dB. Total Harmonic Distortion Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7819 it is defined as ...

Page 6

... RESTRIBUTION Analog Input DAC Figure 5 shows an equivalent circuit of the analog input struc- ture of the AD7819. The two diodes, D1 and D2, provide ESD CONTROL protection for the analog inputs. Care must be taken to ensure LOGIC that the analog input signal never exceeds the supply rails by more than 200 mV ...

Page 7

... If, for example, the AD7819 is operated in a continuous sam- pling mode with a throughput rate of 10 kSPS, the power consumption is calculated as follows. The power dissipation during normal operation is 10.5 mW time is 1.5 µs and the conversion time is 4.5 µs, the AD7819 can be said to dissipate 10.5 mW for 6 µs (worst case) during is first applied. DD each conversion cycle. If the throughput rate is 10 kSPS, the cycle time is then 100 µ ...

Page 8

... This signal may be used to initiate an ISR on a microprocessor. At this point the conversion result is latched into the output register where it may be read. The AD7819 has an 8-bit wide parallel interface. The state of the external CONVST signal at the end of conversion also establishes the mode of operation of the AD7819 ...

Page 9

... CS/RD DB7–DB0 PARALLEL INTERFACE The parallel interface of the AD7819 is eight bits wide. The out- put data buffers are activated when both CS and RD are logic low. At this point the contents of the data register are placed on the 8-bit data bus. Figure 15 shows the timing diagram for the par- allel port ...

Page 10

... Port 2. Port 2 latches remain stable when the AD7819 is addressed, as they do not have to be turned around (set to 1) for data input as is the case for Port 0. 8051 AD0– ...

Page 11

... Thin Shrink Small Outline Package (RU-16) 0.201 (5.10) 0.193 (4.90 PIN 1 0.006 (0.15) 0.002 (0.05) 0.0433 (1.10) MAX 0.0118 (0.30) 0.0256 SEATING 0.0079 (0.20) 0.0075 (0.19) (0.65) PLANE 0.0035 (0.090) BSC AD7819 0.325 (8.25) 0.195 (4.95) 0.300 (7.62) 0.115 (2.93) 0.015 (0.381) 0.008 (0.204) 0.0196 (0.50) x 45° 0.0099 (0.25) 8° 0° 0.0500 (1.27) 0.0160 (0.41) 0.028 (0.70) 8° 0.020 (0.50) 0° ...

Related keywords