AM29F002 Advanced Micro Devices, AM29F002 Datasheet

no-image

AM29F002

Manufacturer Part Number
AM29F002
Description
2 Megabit (256 K x 8-Bit) CMOS 5.0 Volt-only Boot Sector Flash Memory
Manufacturer
Advanced Micro Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM29F002
Manufacturer:
AMD
Quantity:
40
Part Number:
AM29F002-120JC
Manufacturer:
AMD
Quantity:
5 530
Part Number:
AM29F002-120JC
Manufacturer:
AMD
Quantity:
5 510
Part Number:
AM29F002-120JC
Manufacturer:
ATMEL
Quantity:
5 510
Part Number:
AM29F002-120PC
Manufacturer:
AMD
Quantity:
5 770
Part Number:
AM29F002B-90PC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29F002BB-90EC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29F002BB-90JC
Quantity:
1 434
Part Number:
AM29F002BT-120JC
Manufacturer:
AMD
Quantity:
1 484
Part Number:
AM29F002BT-120JC
Manufacturer:
AMD
Quantity:
20 000
Am29F002/Am29F002N
2 Megabit (256 K x 8-Bit)
CMOS 5.0 Volt-only Boot Sector Flash Memory
DISTINCTIVE CHARACTERISTICS
Single power supply operation
— 5.0 Volt-only operation for read, erase, and
— Minimizes system level requirements
High performance
— Access times as fast as 55 ns
Low power consumption (typical values at 5
MHz)
— 1 µA standby mode current
— 20 mA read current
— 30 mA program/erase current
Flexible sector architecture
— One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and
— Supports full chip erase
— Sector Protection features:
program operations
three 64 Kbyte sectors
A hardware method of locking a sector to
prevent any program or erase operations within
that sector
Sectors can be locked via programming
equipment
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
PRELIMINARY
Top or bottom boot block configurations
available
Embedded Algorithms
— Embedded Erase algorithm automatically
— Embedded Program algorithm automatically
Minimum 100,000 write cycle guarantee per
sector
Package option
— 32-pin PDIP
— 32-pin TSOP
— 32-pin PLCC
Compatibility with JEDEC standards
— Pinout and software compatible with single-
— Superior inadvertent write protection
Data# Polling and toggle bits
— Provides a software method of detecting
Erase Suspend/Erase Resume
— Suspends an erase operation to read data from,
Hardware reset pin (RESET#)
— Hardware method to reset the device to reading
preprograms and erases the entire chip or any
combination of designated sectors
writes and verifies data at specified addresses
power supply Flash
program or erase operation completion
or program data to, a sector that is not being
erased, then resumes the erase operation
array data (not available on Am29F002N)
Publication# 20818
Issue Date: March 1998
Rev: C Amendment/+2

Related parts for AM29F002

AM29F002 Summary of contents

Page 1

... Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation Hardware reset pin (RESET#) — Hardware method to reset the device to reading array data (not available on Am29F002N) Publication# 20818 Rev: C Amendment/+2 Issue Date: March 1998 ...

Page 2

... GENERAL DESCRIPTION The Am29F002 Family consists of 2 Mbit, 5.0 volt-only Flash memory devices organized as 262,144 bytes. The Am29F002 offers the RESET# function, the Am29F002N does not. The data appears on DQ7– DQ0. The device is offered in 32-pin PLCC, 32-pin TSOP, and 32-pin PDIP packages. This device is designed to be programmed in-system with the standard system 5 ...

Page 3

... Am29F002/Am29F002N -55 - Sector Switches Erase Voltage Generator PGM Voltage Generator Chip Enable Output Enable Logic Y-Decoder STB Timer X-Decoder Am29F002/Am29F002N -90 -120 90 120 90 120 35 50 – DQ0 DQ7 Input/Output Buffers Data STB Latch Y-Gating Cell Matrix 20818C-1 3 ...

Page 4

... DQ0 Standard TSOP Am29F002/Am29F002N NC on Am29F00N A14 A13 PLCC A11 25 OE# 24 A10 23 CE# 22 DQ7 ...

Page 5

... A0–A17 = 18 addresses DQ0–DQ7 = 8 data inputs/outputs CE# = Chip enable OE# = Output enable WE# = Write enable RESET# = Hardware reset pin, active low (not available on Am29F002N +5.0 V single power supply CC (see Product Selector Guide for device speed ratings and voltage supply tolerances) = Device ground Pin not connected internally ...

Page 6

... Am29F002T-55 Am29F002B-55 PC, JC, JI, EC, EI Am29F002NT-55 Am29F002NB-55 Am29F002T-70 Am29F002B-70 PC, PI, JC, JI, EC, EI Am29F002NT-70 Am29F002NB-70 Am29F002T-90 Am29F002B-90 Am29F002NT-90 Am29F002NB-90 Am29F002T-120 Am29F002B-120 Am29F002NT-120 Am29F002NB-120 OPTIONAL PROCESSING Blank = Standard Processing B = Burn-In Contact an AMD representative for more information. TEMPERATURE RANGE ...

Page 7

... H = Logic High = V IL Note: See the sections on Sector Protection and Temporary Sector Unprotect for more information. This function requires the RESET# pin and is therefore not available on the Am29F002N device. Requirements for Reading Array Data To read array data from the outputs, the system must ...

Page 8

... OE# input. The device enters the CMOS standby mode when CE# and RESET# pins (CE# only on the Am29F002N) are both held at V 0.5 V. (Note that this is a more re- CC stricted voltage range than V ...

Page 9

... Table 3. Am29F002/Am29F002N Bottom Boot Block Sector Address Table Sector A17 A16 SA0 0 0 SA1 0 0 SA2 0 0 SA3 0 0 SA4 0 1 SA5 1 0 SA6 1 1 Autoselect Mode The autoselect mode provides manufacturer and de- vice identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This ...

Page 10

... See “Autoselect Mode” for details. Temporary Sector Unprotect Note: This feature requites the RESET# pin and is therefore not available on the Am29F002N. This feature allows temporary unprotection of previ- ously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET# pin to V ...

Page 11

... When the Embedded Program algorithm is complete, the device then returns to reading array data and ad- dresses are no longer latched. The system can deter- mine the status of the program operation by using DQ7 or DQ6. See “Write Operation Status” for information on these status bits. Am29F002/Am29F002N on address bit A9 ...

Page 12

... Any commands written to the device during the Em- bedded Program Algorithm are ignored. On the Am29F002 only, note that a hardware reset during the sector erase operation immediately terminates the op- eration. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity ...

Page 13

... WE# pulse in the command sequence. Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. On the Am29F002 only, note that a hard- ware reset during the sector erase operation immedi- ately terminates the operation. The Sector Erase ...

Page 14

... The system must write the Erase Resume command (address bits are “don’t care”) to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the de- vice has resumed erasing. Am29F002/Am29F002N ...

Page 15

... Table 5. Am29F002/Am29F002N Command Definitions Command Sequence (Note 1) Read (Note 5) 1 Reset (Note 6) 1 Manufacturer ID 4 Device ID, 4 Top Boot Block Auto- select Device ID, 4 (Note 7) Bottom Boot Block Sector Protect Verify 4 (Note 8) Program 4 Chip Erase 6 Sector Erase 6 Erase Suspend (Note 9) 1 Erase Resume (Note 10) ...

Page 16

... During chip erase, a valid address is any non-protected sector address. 2. DQ7 should be rechecked even if DQ5 = “1” because DQ7 may change simultaneously with DQ5. Figure 4. Data# Polling Algorithm Am29F002/Am29F002N Yes No Yes Yes No ...

Page 17

... Figure 5). DQ5: Exceeded Timing Limits DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a “1.” This is a failure condition that indicates the program or erase cycle was not successfully completed. Am29F002/Am29F002N 17 ...

Page 18

... Complete, Write Reset Command Notes: 1. Read toggle bit twice to determine whether or not it is toggling. See text. 2. Recheck toggle bit because it may stop toggling as DQ5 changes to “1”. See text. Figure 5. Toggle Bit Algorithm Am29F002/Am29F002N (Note 1) No Yes Yes (Notes Yes ...

Page 19

... See “DQ5: Exceeded Timing Limits” for more information Table 6. Write Operation Status DQ7 (Note 1) DQ6 DQ7# Toggle 0 Toggle 1 No toggle Data Data DQ7# Toggle Am29F002/Am29F002N DQ5 DQ2 (Note 2) DQ3 (Note 1) 0 N/A No toggle 0 1 Toggle 0 N/A Toggle Data ...

Page 20

... ns. See Figure 6. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to +13.5 V for periods ns. (RESET# is not available on Am29F002N more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second. ...

Page 21

... Output High Voltage OH V Low V Lock-Out Voltage LKO CC Notes: 1. RESET# is not available on Am29F002N. 2. The I current listed is typically less than 2 mA/MHz, with OE active while Embedded Erase or Embedded Program is in progress Not 100% tested ...

Page 22

... OH1 Output High Voltage V OH2 V Low V Lock-Out Voltage LKO CC Notes: 1. RESET# is not available on Am29F002N. 2. The I current listed is typically less than 2 mA/MHz, with OE active while Embedded Erase or Embedded Program is in progress Not 100% tested and max at extended temperature (>+85 C). ...

Page 23

... Input Pulse Levels Input timing measurement reference levels Output timing measurement reference levels 20818C-11 INPUTS Steady Changing from Changing from Does Not Apply Center Line is High Impedance State (High Z) Am29F002/Am29F002N All -55 others Unit 1 TTL gate L 30 100 0.0– ...

Page 24

... AXQX OH or OE#, Whichever Occurs First (Note 1) Notes: 1. Not 100% tested. 2. See Figure 8 and Table 7 for test specifications. Addresses CE# OE# WE# Outputs RESET# n/a Am29F002N Test Setup Read Toggle and Data# Polling t RC ...

Page 25

... RESET# Pin Low (NOT During Embedded t READY Algorithms) to Read or Write (See Note) t RESET# Pulse Width RP t RESET# High Time Before Read (See Note) RH Note: Not 100% tested. RESET# is not available on Am29F002N. CE#, OE# RESET# n/a Am29F002N RESET# n/a Am29F002N Test Setup Max ...

Page 26

... See the “Erase and Programming Performance” section for more information -55 Min 55 Min Min 45 Min 25 Min Min Min Min Min Min 30 Min Typ Typ Min Am29F002/Am29F002N -70 -90 -120 Unit 70 90 120 ...

Page 27

... PA = program address program data WPH A0h is the true data at the program address. OUT Figure 11. Program Operation Timings Am29F002/Am29F002N Read Status Data (last two cycles WHWH1 Status D OUT 20818C-14 ...

Page 28

... SA = sector address (for Sector Erase Valid Address for reading status data (see “Write Operation Status”). Figure 12. Chip/Sector Erase Operation Timings 555h for chip erase WPH t DH 55h 30h 10 for Chip Erase Am29F002/Am29F002N Read Status Data WHWH2 In Complete Progress 20818C-15 28 ...

Page 29

... Complement Complement Status Data Status Data Valid Status Valid Status (first read) (second read) Am29F002/Am29F002N VA High Z True Valid Data High Z True Valid Data 20818C- Valid Status Valid Data (stops toggling) 20818C-17 ...

Page 30

... RSP Unprotect Note: Not 100% tested RESET VIDR CE# WE# RY/BY# Figure 16. Temporary Sector Unprotect Timing Diagram (Am29F002 only Enter Erase Suspend Program Erase Erase Suspend Suspend Read Program Figure 15. DQ2 vs. DQ6 Min Min Program or Erase Command Sequence ...

Page 31

... Not 100% tested. 2. See the “Erase and Programming Performance” section for more information Min Min Min Min Min Min Min Min Min Min Min Typ Typ Am29F002/Am29F002N -55 -70 -90 -120 Unit 120 ...

Page 32

... PA for program SA for sector erase 555 for chip erase Data# Polling GHEL t t WHWH1 CPH for program PD for program 55 for erase 30 for sector erase 10 for chip erase Am29F002/Am29F002N PA DQ7# D OUT = data written to device. OUT 20818C-20 32 ...

Page 33

... Typ (Note 1) Max (Note 300 1.8 5.4 = 4.5 V (4.75 V for -55), 100,000 cycles. CC –100 mA = 5.0 V, one pin at a time. RESET# not available on Am29F002N. CC Test Setup OUT V IN Am29F002/Am29F002N Unit Comments s Excludes 00h programming prior to erasure (Note 4) s µ ...

Page 34

... Sampled, not 100% tested. 2. Test conditions 1.0 MHz. A DATA RETENTION Parameter Minimum Pattern Data Retention Time Test Conditions OUT Test Conditions 150 C 125 C Am29F002/Am29F002N Typ Max Unit Min Unit 10 Years 20 Years 34 ...

Page 35

... .530 .580 16 SEATING PLANE .015 .016 .060 .022 .009 .015 .125 .140 .080 .095 SEATING PLANE .013 .021 .050 REF. Am29F002/Am29F002N .600 .625 .009 .015 .630 .700 0 10 16-038-S_AG PD 032 EC75 5-28-97 lv .042 .056 .400 REF. .490 .530 16-038FPO-5 PL 032 ...

Page 36

... PHYSICAL DIMENSIONS (continued) TS 032 32-Pin Standard Thin Small Package (measured in millimeters) Pin 1 I.D. 1 1.20 MAX 18.30 18.50 19.80 20. Am29F002/Am29F002N 0.95 1.05 7.90 8.10 0.50 BSC 0.05 0.15 0.08 16-038-TSOP-2 0.20 TS 032 0.10 DA95 3-25-97 lv 0.21 0.50 0.70 36 ...

Page 37

... REVISION SUMMARY FOR AM29F002/AM29F002N Revision C Global Made formatting and layout consistent with other data sheets. Used updated common tables and diagrams. Combined Am29F002 and Am29F002N into a single data sheet. Revision C+1 Figure 17, Alternate CE# Controlled Write Operations Timings Removed the RY/BY# waverform and t The RY/BY# pin is not available on this device. ...

Related keywords