cdp1823 Intersil Corporation, cdp1823 Datasheet

no-image

cdp1823

Manufacturer Part Number
cdp1823
Description
128-word X 8-bit Lsi Static Ram
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cdp1823CD
Manufacturer:
a
Quantity:
13
Part Number:
cdp1823CD3
Manufacturer:
TI
Quantity:
550
Part Number:
cdp1823CE
Manufacturer:
a
Quantity:
165
Part Number:
cdp1823D
Manufacturer:
a
Quantity:
12
Part Number:
cdp1823D
Manufacturer:
LT
Quantity:
50
Part Number:
cdp1823SD
Manufacturer:
RCA
Quantity:
1
Part Number:
cdp1823SD3
Quantity:
2
March 1997
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
Features
• Fast Access Time
• Common Data Inputs and Outputs
• Multiple Chip Select Inputs to Simplify Memory
Ordering Information
Pinout
CDP1823CE
CDP1823CD
CDP1823CDX
- V
- V
System Expansion
DD
DD
5V
= 5V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450ns
= 10V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250ns
CDP1823E
CDP1823D
10V
-
PDIP
SBDIP
PACKAGE
Burn-In
|
Copyright
©
-40
-40
TEMP. RANGE
Intersil Corporation 1999
o
o
C to +85
C to +85
BUS 0
BUS 1
BUS 2
BUS 3
BUS 4
BUS 5
BUS 6
BUS 7
CS1
CS2
CS3
V
SS
o
o
C E24.6
C D24.6
CDP1823, CDP1823C
10
11
12
1
2
3
4
5
6
7
8
9
D24.6
PKG.
NO.
(PDIP, SBDIP)
TOP VIEW
6-24
Description
The CDP1823 and CDP1823C are 128-word by 8-bit CMOS
SOS static random-access memories. These memories are
compatible with general-purpose microprocessors. The two
memories are functionally identical. They differ in that the
CDP1823 has a recommended operating voltage range of
4V to 10.5V, and the CDP1823C has a recommended oper-
ating voltage range of 4V to 6.5V.
The CDP1823 memory has 8 common data input and data
output terminals for direct connection to a bidirectional data
bus and is operated from a single voltage supply. Five chip-
select inputs are provided to simplify memory-system expan-
sion. In order to enable the CDP1823, the chip-select inputs
CS2, CS3 and CS5 require a low input signal, and the chip-
select inputs CS1 and CS4 require a high input signal.
The MRD signal enables all 8 output drivers when in the low
state and should be in a high state during a write cycle.
After valid data appear at the output, the address inputs may
be changed immediately. Output data will be valid until either
the MRD signal goes high, the device is deselected, or t
(access time) after address changes.
24
23
22
21
20
19
18
17
16
15
14
13
V
MA0
MA1
MA2
MA3
MA4
MA5
MA6
MWR
MRD
CS5
CS4
DD
CDP1823C
CDP1823,
128-Word x 8-Bit
LSI Static RAM
File Number
1198.2
AA

Related parts for cdp1823

cdp1823 Summary of contents

Page 1

... The two memories are functionally identical. They differ in that the CDP1823 has a recommended operating voltage range 10.5V, and the CDP1823C has a recommended oper- ating voltage range 6.5V. The CDP1823 memory has 8 common data input and data output terminals for direct connection to a bidirectional data bus and is operated from a single voltage supply ...

Page 2

... FUNCTION MRD MWR Read 0 X Write 1 0 Stand-By (Active Not Selected Logic 1 = High, Logic 0 = Low Don’t Care CDP1823, CDP1823C OPERATIONAL MODES CS1 CS2 CS3 CS4 CS5 ...

Page 3

... Absolute Maximum Ratings DC Supply Voltage Range (All Voltages Referenced to V Terminal) SS CDP1823 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +11V CDP1823C -0.5V to +7V Input Voltage Range, All Inputs . . . . . . . . . . . . . -0. Input Current, Any One Input Operating Temperature Range ( Package Type -55 Package Type -40 Recommended Operating Conditions PARAMETER ...

Page 4

... A 2. Time required by a limit device to allow for the indicated function. + ADDRESS MRD CS2, CS3, CS5 CS1, CS4 DATA OUT HIGH IMPEDANCE NOTE: 1. MWR is high during read operation. Timing measurement reference is 0.5 V CDP1823, CDP1823C - 20ns ...

Page 5

... A 2. Time required by a limit device to allow for the indicated function. ADDRESS CS1, CS4 CS2, CS3, CS5 MWR xxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxx BUS 0-7 xxxxxxxxxxxxxxxxx NOTE: 1. MRD must be high during write operation. CDP1823, CDP1823C - CDP1823 V (NOTE 2) ...

Page 6

... Rise and Fall Time NOTE: o Typical values are for and nominal CDR FIGURE 3. LOW V CDP1823, CDP1823C o = -40 to +85 C, see Figure 3 A TEST CONDITIONS CDP1823 V V (NOTE (V) (V) MIN TYP - - - 1 ...

Page 7

... BUS0 - BUS7 DATA FIGURE 5. CDP1823 (128 x 8) MINIMUM SYSTEM (128 x 8) All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...

Related keywords