el4583a Intersil Corporation, el4583a Datasheet

no-image

el4583a

Manufacturer Part Number
el4583a
Description
Sync Separator, 50% Slice, S-h, Filter, Hout
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
el4583aIS
Manufacturer:
EL
Quantity:
20 000
Sync Separator, 50% Slice, S-H, Filter,
H
The EL4583A extracts timing from video sync in NTSC, PAL,
and SECAM systems, and non-standard formats, or from
computer graphics operating at higher scan rates. Timing
adjustment is via an external resistor. Input without valid
vertical interval (no serration pulses) produces a default
vertical output.
Outputs are: composite sync, vertical sync, filter, burst/back
porch, horizontal, no signal detect, level, and odd/even
output (in interlaced scan formats only).
The EL4583A sync slice level is set to the mid-point between
sync tip and the blanking level. This 50% point is determined
by two internal sample and hold circuits that track sync tip
and back porch levels. It provides hum and noise rejection
and compensates for input levels of 0.5V to 2.0V
A built in filter attenuates the chroma signal to prevent color
burst from disturbing the 50% sync slice. Cut off frequency is
set by a resistor to ground from the Filter Cut Off pin.
Additionally, the filter can be by-passed and video signal fed
directly to the Video Input.
The level output pin provides a signal with twice the sync
amplitude which may be used to control an external AGC
function. A TTL/CMOS compatible No Signal Detect Output
flags a loss or reduction in input signal level. A resistor sets
the Set Detect Level.
Pinout
OUT
SET DETECT LEVEL
* R
SET
FILTER OUTPUT
FILTER CUTOFF
FILTER INPUT
DITIGAL GND
VIDEO INPUT
COMPOSITE
COMPOSITE
MUST BE A 1% REGISTER
SYNC OUT
SYNC OUT
VERTICAL
1
2
3
4
5
6
7
8
(16-PIN SO)
TOP VIEW
EL4583A
®
1
Copyright © Intersil Americas Inc. 2004, 2005. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
Data Sheet
16
15
14
13
12
11
10
9
ANALOG GND
HORIZONTAL
SYNC OUT
VDD
ODD/EVEN
OUTPUT
RSET*
BURST/BACK
PORCH OUTPUT
NO SIGNAL
DETECT OUTPUT
LEVEL OUTPUT
P-P
.
1-888-INTERSIL or 321-724-7143
Manufactured under U.S. Patent 5,528,303. Manufactured under License, U.S. Patents 5,486,869; 5,754,250.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• NTSC, PAL, and SECAM sync separation
• Single supply, +5V operation
• Precision 50% slicing
• Built-in programmable color burst filter
• Decodes non-standard vertical
• Horizontal sync output
• Sync pulse amplitude output
• Low-power CMOS
• Detects loss of signal
• Resistor programmable scan rate
• Few external components
• Available in 16-pin SO (0.150”) packages
• Pb-Free plus anneal available (RoHS compliant)
Applications
• Video special effects
• Video test equipment
• Video distribution
• Multimedia
• Displays
• Imaging
• Video data capture
• Video triggers
Ordering Information
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material
sets; molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both SnPb
and Pb-free soldering operations. Intersil Pb-free products are MSL classified
at Pb-free peak reflow temperatures that meet or exceed the Pb-free
requirements of IPC/JEDEC J STD-020.
EL4583AIS
EL4583AIS-T7
EL4583AIS-T13
EL4583AISZ
(See Note)
EL4583AISZ-T7
(See Note)
EL4583AISZ-T13
(See Note)
PART NUMBER
August 1, 2005
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
16-Pin SO (0.150”)
16-Pin SO (0.150”)
16-Pin SO (0.150”)
16-Pin SO (0.150”)
16-Pin SO (0.150”)
16-Pin SO (0.150”)
PACKAGE
(Pb-free)
(Pb-free)
(Pb-free)
TAPE &
REEL
13”
13”
7”
7”
-
-
EL4583A
FN7503.1
PKG. DWG. #
MDP0027
MDP0027
MDP0027
MDP0027
MDP0027
MDP0027

Related parts for el4583a

el4583a Summary of contents

Page 1

... Outputs are: composite sync, vertical sync, filter, burst/back porch, horizontal, no signal detect, level, and odd/even output (in interlaced scan formats only). The EL4583A sync slice level is set to the mid-point between sync tip and the blanking level. This 50% point is determined by two internal sample and hold circuits that track sync tip and back porch levels ...

Page 2

... At loss of signal (pin 10 high) the pull down current source switches to a value of 10µA 3. Tested for V 5V ± Current sourced from pin REF 2 EL4583A = 25°C) Operating Temperature Range . . . . . . . . . . . . . . . . .-40°C to +85°C Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves +0.5V Die Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150° ...

Page 3

... Width is a function of R SET 2. c/s, Vertical, Back porch and H are all active low Attenuation is a function see filter typical characteristics F 4. Vertical pulse width in absence of serrations on input signal 3 EL4583A = 33k 681k 5V, Video Input = 1V F SET DD = 1.6mA, unless otherwise specified. ...

Page 4

... Analog This is the ground return for the signal paths in the chips, R Ground 4 EL4583A PIN FUNCTION connected between this input and ground determines the input filter characteristic. Increasing R F connected between pin 2 and ground determines the value of the minimum signal which triggers LV on pin 2 ...

Page 5

... R vs HORIZONTAL SET FREQUENCY FILTER 3dB NOTE: For R minimum signal sensitivity specification complete loss of signal. 5 EL4583A BACK PORCH CLAMP ON TIME vs R SET LEVEL OUT (PIN 9) vs SYNC TIP AMPLITUDE FILTER ATTENUATION 3.58MHz < 1000k:, no signal detect output (pin 10) will default high at ...

Page 6

... Back porch goes low for a fixed pulse width on the trailing edge of video input sync pulses. Note that for serration pulses during vertical, the back porch starts on the rising edge of the serration pulse (with propagation delay). f. Horizontal sync output produces the true “H” pulses of nominal width of 5µs. It has the same delay as the composite sync. 6 EL4583A 1.8 1.6 1.4 1 ...

Page 7

... EL4583A FIGURE 2. FIGURE 3. 7 FN7503.1 August 1, 2005 ...

Page 8

... The user can exercise some control over the value 8 EL4583A FIGURE 4. STANDARD (NTSC INPUT) H. SYNC DETAIL of the input time constant by introducing an external pull-up resistance from pin 4 to the 5V supply. The maximum voltage across the resistance will be V level ...

Page 9

... The period of this pulse is again a function of I and will therefore track the scan rate OT set by RESET. 9 EL4583A and have The odd/even circuit (O/E) tracks the relationship of the TR horizontal pulses to the leading edge of the vertical output and will switch on every field at the start of vertical. Pin 13 is high during an odd field ...

Page 10

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 10 EL4583A * Note: R must resistor SET FIGURE 5 ...

Related keywords