gtlp6c816 Fairchild Semiconductor, gtlp6c816 Datasheet

no-image

gtlp6c816

Manufacturer Part Number
gtlp6c816
Description
Gtlp-to-ttl 1 6 Clock Driver
Manufacturer
Fairchild Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
GTLP6C816
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
gtlp6c816MTC
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
gtlp6c816MTCX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
© 1998 Fairchild Semiconductor Corporation
Order Number
GTLP6C816MTC
TTLIN, GTLPIN Clock Inputs (TTL and GTLP respectively)
OEB
OEA
V
V
GNDG
V
OA0–OA5
OB0–OB1
GTLP6C816
GTLP-to-TTL 1:6 Clock Driver
General Description
The GTLP6C816 is a clock driver that provides TTL to
GTLP signal level translation (and vice versa). The device
provides a high speed interface between cards operating at
TTL logic levels and a backplane operating at GTLP logic
levels. High speed backplane operation is a direct result of
GTLP’s reduced output swing ( 1V), reduced input thresh-
old levels and output edge rate control. The edge rate con-
trol minimizes bus settling time. GTLP is a Fairchild
Semiconductor derivative of the Gunning Transceiver logic
(GTL) JEDEC standard JESD8-3.
Fairchild’s GTLP has internal edge-rate control and is pro-
cess, voltage, and temperature (PVT) compensated. Its
function is similar to BTL and GTL but with different output
levels and receiver threshold. GTLP output LOW level is
Ordering Code:
Pin Descriptions
CCT
CC
REF
Pin Names
.GNDT
Output Enable (Active LOW)
GTLP Port (TTL Levels)
Output Enable (Active LOW)
TTL Port (TTL Levels)
TTL Output Supplies (5V)
Internal Circuitry V
OBn GTLP Output Grounds
Voltage Reference Input
TTL Buffered Clock Outputs
GTLP Buffered Clock Outputs
Package Number Package Description
MTC24
Description
CC
(5V)
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
DS500129.prf
typically less than 0.5V, the output level HIGH is 1.5V and
the receiver threshold is 1.0V.
Features
Connection Diagram
Interface between TTL and GTLP logic levels
Edge Rate Control to minimize noise on the GTLP port
Power up/down high impedance for live insertion
1:6 fanout clock driver for TTL port
1:2 fanout clock driver for GTLP port
TTL compatible driver and control inputs
Flow through pinout optimizes PCB layout
Open drain on GTLP to support wired-or connection
Recommended Operating Temperature 40 C to 85 C
June 1998
Revised October 1998
www.fairchildsemi.com

Related parts for gtlp6c816

gtlp6c816 Summary of contents

Page 1

... GTLP6C816 GTLP-to-TTL 1:6 Clock Driver General Description The GTLP6C816 is a clock driver that provides TTL to GTLP signal level translation (and vice versa). The device provides a high speed interface between cards operating at TTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP’ ...

Page 2

... Functional Description The GTLP6C816 is a clock driver providing TTL-to-GTLP clock translation, and GTLP-to-TTL clock translation in the same package. The TTL-to-GTLP direction is a 1:2 clock driver path with a single Enable pin (OEB). For the GTLP-to-TTL direc- tion the clock receiver path is a 1:6 buffer with a single Enable control (OEA). Data polarity is inverting for both directions. ...

Page 3

Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATE Outputs Active (Note 2) DC Output Sink Current into OA-Port Output Source Current from OA-Port ...

Page 4

DC Electrical Characteristics Over Recommended Operating Free-Air Temperature Range, V Symbol Test Conditions V GTLPIN IH Others V GTLPIN IL Others V GTLP REF (Note 5) GTL V GTLP TT (Note 5) GTL V V 4.75V OAn-Port ...

Page 5

AC Electrical Characteristics Over recommended range of supply voltage and operating free air temperature for OBn-Port and for OAn-Port Symbol From (Input) t TTLIN PLH t PHL t OEB PLH t ...

Page 6

Test Circuit and Timing Waveforms Test Circuit for A Outputs Note A: C includes probes and jig capacitance. L Voltage Waveforms Enable and Disable Times A-Port Voltage Waveforms Propagation Delay (V www.fairchildsemi.com Test Circuit for B Outputs Note A: C ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS ...

Related keywords