HIP6602 INTERSIL [Intersil Corporation], HIP6602 Datasheet
HIP6602
Available stocks
Related parts for HIP6602
HIP6602 Summary of contents
Page 1
... Multi-Phase Buck PWM controller and Intersil’s UltraFETs® form a complete core voltage regulator solution for advanced microprocessors. The HIP6602 drives both upper and lower gates over a range 12V. This drive-voltage flexibility provides the advantage of optimizing applications involving trade-offs between switching losses and conduction losses ...
Page 2
... Block Diagram PVCC VCC +5V PWM1 +5V PWM2 GND HIP6602 Typical Application - 2 Channel Converter Using a HIP6302 and a HIP6602 Gate Driver FB COMP V VSEN CC ISEN1 PGOOD PWM1 MAIN CONTROL HIP6302 VID PWM2 ISEN2 FS/DIS GND 2 HIP6602 SHOOT- THROUGH 10K PROTECTION 10K PGND CONTROL LOGIC PVCC ...
Page 3
... Typical Application - 4 Channel Converter Using a HIP6303 and HIP6602 Gate Driver COMP FB V VSEN CC ISEN1 PWM1 PGOOD EN PWM2 ISEN2 MAIN CONTROL HIP6303 VID ISEN3 FS/DIS PWM3 PWM4 GND ISEN4 3 HIP6602 +12V BOOT1 UGATE1 VCC PHASE1 LGATE1 +5V DUAL PVCC DRIVER HIP6602 BOOT2 UGATE2 ...
Page 4
... Shutdown Holdoff Time OUTPUT Upper Drive Source Impedance Upper Drive Sink Impedance Lower Drive Source Current Lower Drive Sink Impedance 4 HIP6602 Thermal Information Thermal Resistance (Note 1) SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Maximum Junction Temperature (Plastic Package 150°C Maximum Storage Temperature Range . . . . . . . . . . -65°C to 150° 0.3V Maximum Lead Temperature (Soldering 10s 300° ...
Page 5
... PVCC during converter start-up. Description Operation Designed for versatility and speed, the HIP6602 two channel, dual MOSFET driver controls both high-side and low-side N-Channel FETs from two externally provided PWM signals. The upper and lower gates are held low until the driver is initialized ...
Page 6
... The lower gate then rises [TR on the lower MOSFET. Three-State PWM Input A unique feature of the HIP6602 drivers is the addition of a shutdown window to the PWM input. If the PWM signal enters and remains within the shutdown window for a set holdoff time, the output drivers are disabled and both MOSFET gates are pulled and held low ...
Page 7
... Figures 5 through 7 show the same characterization for PVCC tied to +5V instead of +12V. The gate supply voltage, PVCC, within the HIP6602 sets both upper and lower gate driver supplies at the same 5V level for the last three curves. Test Circuit ...
Page 8
... C = 3nF U L 500 400 300 200 100 0 0 500 1000 FREQUENCY (kHz) FIGURE 5. POWER DISSIPATION vs FREQUENCY, PVCC = 5V FIGURE 7. POWER DISSIPATION vs LOADING, PVCC = 5V 8 HIP6602 (Continued) 1200 1000 800 600 C = 3nF 0nF 0nF 400 U 200 1000 1500 350 5nF ...
Page 9
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see web site www.intersil.com 9 HIP6602 M14.15 (JEDEC MS-012-AB ISSUE C) 14 LEAD NARROW BODY SMALL OUTLINE PLASTIC ...