IDT70T633 Integrated Device Technology, IDT70T633 Datasheet

no-image

IDT70T633

Manufacturer Part Number
IDT70T633
Description
512k X 18, 3.3v/2.5v Dual-port Ram, Interleaved I/o
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT70T633S10BC
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T633S10BC8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T633S10BCI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T633S10BCI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T633S10BF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70T633S12DDI
Manufacturer:
IDT
Quantity:
925
Features
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
©2006 Integrated Device Technology, Inc.
Functional Block Diagram
NOTES:
1. Address A
2. BUSY is an input as a Slave (M/S=V
3
4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. OPTx, INTx, M/S and the
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 8/10/12/15ns (max.)
– Industrial: 10/12ns (max.)
RapidWrite Mode simplifies high-speed consecutive write
cycles
Dual chip enables allow for depth expansion without
external logic
IDT70T633/1 easily expands data bus width to 36 bits or
more using the Master/Slave select when cascading more
than one device
M/S = V
M/S = V
Busy and Interrupt Flags
BUSY and INT are non-tri-state totem-pole outputs (push-pull).
sleep mode pins themselves (ZZx) are not affected during sleep mode.
IL
IH
18
UB
LB
for BUSY input on Slave
R/
CE
CE
for BUSY output flag on Master,
x is a NC for IDT70T631.
OE
L
L
W
0L
1L
L
L
I/O
BUSY
0L
A
SEM
18L
- I/O
INT
A
(1)
L (2,3)
L
L (3)
0L
17L
IL
) and an output when it is a Master (M/S=V
CE
CE
Decoder
Address
0L
1L
HIGH-SPEED 2.5V
512/256K x 18
ASYNCHRONOUS DUAL-PORT
STATIC RAM
WITH 3.3V 0R 2.5V INTERFACE
R/W
OE
ZZ
L
L
L
(4)
Dout0-8_L
Dout9-17_L
Din_L
ADDR_L
512/256K x 18
B
E
0
L
ARBITRATION
SEMAPHORE
MEMORY
B
E
1
L
INTERRUPT
ARRAY
CONTROL
LOGIC
LOGIC
M/S
ZZ
1
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
◆ ◆ ◆ ◆ ◆
Dout9-17_R
Dout0-8_R
B
E
1
R
ADDR_R
IH
B
E
0
R
Din_R
).
Full hardware support of semaphore signaling between
ports on-chip
On-chip port arbitration logic
Fully asynchronous operation from either port
Separate byte controls for multiplexed bus and bus
matching compatibility
Sleep Mode Inputs on both ports
Supports JTAG features compliant to IEEE 1149.1 in
BGA-208 and BGA-256 packages
Single 2.5V (±100mV) power supply for core
LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV)
power supply for I/Os and control signals on each port
Available in a 256-ball Ball Grid Array, 144-pin Thin Quad
Flatpack and 208-ball fine pitch Ball Grid Array
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Green parts available, see ordering information
R/W
ZZ
OE
R
R
R
(4)
Decoder
Address
CE
CE
0R
1R
TDO
TDI
BUSY
SEM
INT
R (3)
R
JTAG
R (2,3)
JANUARY 2006
IDT70T633/1S
5670 drw 01
R/ W
OE
CE
CE
I/O
A
A
UB
LB
18R
0R
R
R
0R
1R
0R
R
R
- I/O
(1)
17R
TCK
TMS
TRST
DSC-5670/5

Related parts for IDT70T633

IDT70T633 Summary of contents

Page 1

... Dual chip enables allow for depth expansion without external logic ◆ ◆ ◆ ◆ ◆ IDT70T633/1 easily expands data bus width to 36 bits or more using the Master/Slave select when cascading more than one device for BUSY output flag on Master, ◆ ...

Page 2

... High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Description The IDT70T633 high-speed 512/256K x 18 Asynchronous Dual-Port Static RAM. The IDT70T633/1 is designed to be used as a stand-alone 9216/4608K-bit Dual-Port RAM combination MAS- TER/SLAVE Dual-Port RAM for 36-bit-or-more word system. Using the ...

Page 3

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Pin Configuration (1,2,3) 03/13/ TDI NC 17L TDO A 18L I 16L I I/O I 10R 10L DDQL I/O NC I/O V 11L 11R DDQL ...

Page 4

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Pin Configurations (1,2,3,8) 03/13/ DDQR I I I/O 6 10L I/O 7 10R I/O 8 11L I/O 9 11R V 10 DDQL I/O 12 12L I/O 13 12R V 14 DDQR DDQL I/O 22 13R ...

Page 5

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Pin Configurations (1,2,3) 03/12/ I TDO TDI I DDQR I 10L E V I/O I/O NC 11L I 11R I 12L ...

Page 6

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Pin Names Left Port Right Port CE CE Chip Enables (Input R/W R/W Read/Write Enable (Input Output Enable (Input (1) ( Address (Input) 0L 18L 0R 18R I/O - I/O I/O - I/O Data Input/Output 0L 17L 0R 17R ...

Page 7

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Truth Table I—Read/Write and Enable Control OE SEM ...

Page 8

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Recommended Operating Temperature and Supply Voltage Ambient Grade Temperature O O Commercial + Industrial - +85 C NOTE: 1. This is the parameter T . This is the "instant on" case temperature. A Absolute Maximum Ratings Symbol Rating V V Terminal Voltage ...

Page 9

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol Parameter ( Input Leakage Current JTAG & ZZ Input Leakage Current LI (1, Output Leakage Current LO (1) V (3.3V) Output Low Voltage OL (1) V (3.3V) Output High Voltage ...

Page 10

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM AC Test Conditions (V Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load DATA OUT 4 3.5 3 ∆ 2 ACE 2 (Typical, ns) 1 3.3V/2.5V) DDQ GND to 3.0V / GND to 2.5V 2ns Max. 1.5V/1.25V 1.5V/1.25V Figure 1 5670 tbl 11 50Ω ...

Page 11

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol Parameter READ CYCLE t Read Cycle Time RC t Address Access Time AA (3) t Chip Enable Access Time ACE (3) t Byte Enable Access Time ABE ...

Page 12

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Waveform of Read Cycles ADDR ( UB, LB R/W DATA OUT BUSY OUT NOTES: 1. Timing depends on which signal is asserted last, OE, CE UB. 2. Timing depends on which signal is de-asserted first CE, OE UB. delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY 3 ...

Page 13

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Timing Waveform of Write Cycle No. 1, R/W Controlled Timing ADDRESS OE ( SEM (9) UB R/W DATA OUT DATA IN Timing Waveform of Write Cycle No Controlled Timing ADDRESS ( SEM ( (9) UB, LB R/W DATA IN NOTES during all address transitions ...

Page 14

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM RapidWrite Mode Write Cycle Unlike other vendors' Asynchronous Random Access Memories, the IDT70T651/9 is capable of performing multiple back-to-back write operations without having to pulse the R/W, CE, or BEn signals high during address transitions. This RapidWrite Mode functionality allows the ...

Page 15

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM AC Electrical Characteristics over the Operating Temperature Range and Supply Voltage Range for RapidWrite Mode Write Cycle Symbol t Allowable Address Skew for RapidWrite Mode AAS t Address Rise/Fall Time for RapidWrite Mode ARF NOTE: 1. Timing applies to all speed grades when utilizing the RapidWrite Mode Write Cycle. ...

Page 16

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Timing Waveform of Semaphore Read after Write Timing, Either Side VALID ADDRESS t AW SEM (1) I R/W OE NOTES and are required for the duration of both the write cycle and the read cycle waveforms shown above. Refer to Truth Table II for details and for ...

Page 17

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol Parameter BUSY TIMING (M/S BUSY Access Time from Address Match t BAA BUSY Disable Time from Address Not Matched t BDA BUSY Access Time from Chip Enable Low ...

Page 18

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Timing Waveform of Write with Port-to-Port Read and BUSY (M ADDR "A" R/W "A" DATA IN "A" (1) t APS ADDR "B" BUSY "B" DATA OUT "B" NOTES ensure that the earlier of the two ports wins ...

Page 19

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Waveform of BUSY Arbitration Controlled by CE Timing (M ADDR "A" and "B" CE "A" (3) (2) t APS CE "B" (3) BUSY "B" Waveform of BUSY Arbitration Cycle Controlled by Address Match Timing (M (1,3,4) IH ADDR "A" ...

Page 20

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Waveform of Interrupt Timing ADDR "A" "A" (3) R/W "A" INT "B" ADDR "B" CE "B" (3) OE "B" INT "B" NOTES: 1. All timing is the same for left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from port “A”. ...

Page 21

... Right Port Writes "1" to Semaphore Left Port Writes "0" to Semaphore Left Port Writes "1" to Semaphore NOTES: 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70T633/1. 2. There are eight semaphore flags written to via I SEM = V ...

Page 22

... BUSY signal as a write inhibit signal. Thus on the IDT70T633/1 RAM the BUSY pin is an output if the part is used and the BUSY pin is an input if the part used master (M/S pin = V ...

Page 23

... The eight semaphore flags reside within the IDT70T633 separate memory space from the Dual-Port RAM array. This address space is accessed by placing a low input on the SEM pin (which acts as ...

Page 24

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Industrial and Commercial Temperature Ranges 24 ...

Page 25

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Sleep Mode The IDT70T633/1 is equipped with an optional sleep or low power mode on both ports. The sleep mode pin on both ports is active high. During normal operation, the ZZ pin is pulled low. When ZZ is pulled high, the port will enter sleep mode where it will have the lowest possible power consumption ...

Page 26

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Identification Register Definitions Instruction Field Revision Number (31:28) IDT Device ID (27:12) IDT JEDEC ID (11:1) ID Register Indicator Bit (Bit 0) NOTE: 1. Device ID for IDT70T631 is 0x33C. Scan Register Sizes Register Name Instruction (IR) Bypass (BYR) Identification (IDR) Boundary Scan (BSR) ...

Page 27

... IDT70T633/1S High-Speed 2.5V 512/256K x 18 Asynchronous Dual-Port Static RAM Ordering Information IDT XXXXX A 999 Device Power Speed Package Type NOTES: 1. 8ns Commercial and 10ns Industrial speed grades are available in BF-208 and BC-256 packages only 2. Green parts available. For specific speeds, packages and poweres contact your local sales office. ...

Related keywords