IDT72V01 IDT [Integrated Device Technology], IDT72V01 Datasheet
IDT72V01
Available stocks
Related parts for IDT72V01
IDT72V01 Summary of contents
Page 1
... Industrial temperature range (-40 able, tested to military electrical specifications DESCRIPTION: The IDT72V01/72V02/72V03/72V04 are dual-port FIFO memories that operate at a power supply voltage (Vcc) between 3.0V and 3.6V. Their architecture, functional opera- tion and pin assignments are identical to those of the IDT7201/ FUNCTIONAL BLOCK DIAGRAM ...
Page 2
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 PIN CONFIGURATIONS GND 14 SMALL OUTLINE PACKAGE TO BE DETERMINED ABSOLUTE MAXIMUM RATINGS ...
Page 3
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 ELECTRICAL CHARACTERISTICS (Commercial 3.3 V 0.3V Symbol Parameter (1) I Input Leakage Current (Any Input) LI (2) I Output Leakage Current LO V Output Logic “1” Voltage Output Logic “0” Voltage I ...
Page 4
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 ELECTRICAL CHARACTERISTICS (Commercial 3.3V 0.3V + Symbol Parameter f Shift Frequency S t Read Cycle Time RC t Access Time A t Read Recovery Time RR (2) t Read Pulse Width RPW t Read Pulse Low to Data Bus at Low Z ...
Page 5
... The Single Device Mode is initiated by ). grounding the Expansion In ( The IDT72V01/72V02/72V03/72V04 can be made to re- transmit data when the Retransmit Enable control ( is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. ...
Page 6
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 low after 512/1024/2048/4096 writes to the IDT72V01/72V02/ 72V03/72V04 EMPTY FLAG ( ) EF The Empty Flag ( ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty. ...
Page 7
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 LAST WRITE WFF FF LAST READ REF DATA OUT VALID RT W,R HF, EF, FF IGNORED FIRST READ ADDITIONAL WRITE t RFF Figure 4. Full Flag From Last Write to First Read ...
Page 8
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse W R HALF-FULL OR LESS HF WRITE TO LAST PHYSICAL LOCATION ...
Page 9
... FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs. Single Device Mode A single IDT72V01/72V02/72V03/72V04 may be used when the application requirements are for 512/1024/2048/ 4096 words or less. IDT72V01/72V02/72V03/72V04 Single Device Configuration when the Expansion In ( control input is grounded (see Figure 12). Depth Expansion The IDT72V01/72V02/72V03/72V04 can easily be adapted to applications when the requirements are for greater than 512/1,024/2,048/4,096 words ...
Page 10
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 WRITE ( DATA IN (D) FULL FLAG ( RESET ( 18 DATA ( WRITE ( ) FF FULL FLAG ( ) RS RESET ( ) Figure 13. Block Diagram of 1024 x 18 FIFO Memory Used in Width Expansion Mode TABLE I—RESET AND RETRANSMIT Single Device Configuration/Width Expansion Mode ...
Page 11
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 FULL RS Figure 14. Block Diagram of 3072 x 9 FIFO Memory (Depth Expansion) IDT 72V01/72V02 72V03/72V04 DEPTH , , EXPANSION BLOCK D – NOTES: 1. For depth expansion block see section on Depth Expansion and Figure 14. ...
Page 12
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 SYSTEM A DATA DATA OUT DATA IN DATA OUT IDT B EF 72V01 B IDT 72V02 HF FF 7201A A 72V03 B 72V04 0 0-8 IDT 72V01 R W 72V02 ...
Page 13
... IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 ORDERING INFORMATION IDT XXXXX L XXX Device Type Power Speed X X Package Process/ Temperature Range Blank 72V01 72V02 72V03 72V04 5.08 COMMERCIAL TEMPERATURE RANGE Commercial ( Plastic Leaded Chip Carrier ...