IDT7381 ETC-unknow, IDT7381 Datasheet
IDT7381
Available stocks
Related parts for IDT7381
IDT7381 Summary of contents
Page 1
... An output enable is provided for three-state control of the output port on a bus. The IDT7381 has three function pins to select arithmetic or logic operations. The two R and S selection pins determine whether are fed into the ALU. This ALU has carry-out, propagate and generate outputs for cascading using carry look-ahead ...
Page 2
... IDT7381 16-BIT CASCADABLE ALU PIN CONFIGURATION FTF ...
Page 3
... IDT7381 16-BIT CASCADABLE ALU PIN DESCRIPTION Pin Name I Sixteen–bit data input port Sixteen–bit data input port Register enable for the A input port; active low pin. ENA I Register enable for the B input port; active low pin. ...
Page 4
... IDT7381 16-BIT CASCADABLE ALU ABSOLUTE MAXIMUM RATINGS Symbol Description V Terminal Voltage with TERM Respect to Ground V Power Supply Voltage CC T Storage Temperature STG I DC Output Current OUT NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT- INGS may cause permanent damage to the device. This is a stress rating ...
Page 5
... IDT7381 16-BIT CASCADABLE ALU POWER SUPPLY CHARACTERISTICS Commercial 0°C to +70° 5.0V ± Symbol Parameter I Quiescent Power Supply Current CC ∆I Quiescent Power Supply Current (3) CC TTL Input HIGH I Dynamic Power Supply Current (4) CCD I Dynamic Power Supply Current CCD1 I Dynamic Power Supply Current ...
Page 6
... IDT7381L55 Z,OVF — — — — — — ...
Page 7
... A IDT7381L40 IDT7381L55 Set-up Hold Set-up Hold IDT7381L40 IDT7381L55 IDT7381L40 IDT7381L55 Unit Unit ...
Page 8
... IDT7381 16-BIT CASCADABLE ALU WAVEFORMS FOR FTAB = 0, FTF = X CLK DATA DATA DATA ENA, ENB DATA 1 ENF (FTF = 0) Prop (FTF = 1) Prop Prop OVF Prop Prop. 1: Propagation delay with respect to the CLK. ...
Page 9
... IDT7381 16-BIT CASCADABLE ALU WAVEFORMS FOR FTAB = 1, FTF = X CLK (FTF = DATA DATA DATA DATA 1 ENF (FTF = (FTF = OVF C 16 Prop. 1: Propagation delay with respect to the CLK. ...
Page 10
... IDT7381 16-BIT CASCADABLE ALU PROPAGATION DELAY CALCULATIONS FOR TWO IDT7381S From Input F FTAB = 0, FTF = 0 CLK As in 16-bit case – – – – 15 ENA, ENB,ENF . . . . FTAB = 0, FTF = 1 (Clk → C → F CLK ) + ( → C → ...
Page 11
... Notice that the immediate upper device from device i. Adding the delays t Propagation delay = t inputs of each device 0 Total Delay As seen from Figure 8, the propagation delay is within the IDT7381 , I , Clk, FTF, FTAB, 0–1 0–2 devices only. A complete analysis should also include the delay associated with the transmission line Li (which depends on the line length and its impedance) ...
Page 12
... T738 n 82/A Looka head G ene rator Figure 3. Cascading Three IDT7381s to 48 Bits Wide with a Carry-lookahead Generator 12 COMMERCIAL TEMPERATURE RANGE Clk ENF, FTF, FTAB LSD ...
Page 13
... IDT7381 16-BIT CASCADABLE ALU Reg A Reg 16-Bit ALU Reg Reg 16-Bit ALU ...
Page 14
... IDT7381 16-BIT CASCADABLE ALU 16-Bit ALU Reg 16-Bit ALU Figure 6. 32-Bit Configuration for FTAB = 1, FTF = 0 ...
Page 15
... IDT7381 16-BIT CASCADABLE ALU D n OUTPUT — t — TEST CONDITIONS Input Rise levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load — t — 2 Figure 8. Propagation Delay = N-Cascaded Devices GND to 3V 3ns 1.5V 1.5V Figure 1 ...
Page 16
... IDT7381 16-BIT CASCADABLE ALU TEST CIRCUITS FOR ALL OUTPUTS OUT V IN Pulse D.U.T. Generator R T SET-UP, HOLD, AND RELEASE TIMES DATA INPUT t SU TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR t SU CLOCK ENABLE ETC. PROPAGATION DELAY SAME PHASE ...
Page 17
... IDT7381 16-BIT CASCADABLE ALU ORDERING INFORMATION ID T XXXX XX Device Type Speed CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 X Package 7381L for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com 17 COMMERCIAL TEMPERATURE RANGE Plastic Leaded Chip C arrier (J68-1) Speed Grade 16-Bit ALU for Tech Support: logichelp@idt ...