ISL90728 Intersil Corporation, ISL90728 Datasheet
ISL90728
Available stocks
Related parts for ISL90728
ISL90728 Summary of contents
Page 1
... RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020 2 2. ISL90727 has address 5Ch and ISL90728 has August 2, 2006 Features • ...
Page 2
... Pin Descriptions PIN NUMBER SYMBOL 1 VDD 2 GND 3 SCL 4 SDA Block Diagram 2 ISL90727, ISL90728 Supply Voltage Ground Open drain Serial Clock input Open drain Serial Data I/O Potentiometer Wiper Terminal Potentiometer High Terminal VDD SCL SDA INTERFACE WIPER REGISTER DESCRIPTION ...
Page 3
... RESISTOR MODE RINL Integral Non-linearity (Note 10) RDNL Differential Non-linearity (Note 9) Roffset Offset (Note 8) TC Resistance Temperature Coefficient R (Notes 11, 12) 3 ISL90727, ISL90728 Recommended Operating Conditions Industrial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85° 2.7V to 5.5V CC +0.3 Power Rating of Each DCP . . . . . . . . . . . . . . . . . . . . . . . . . . . .5mW CC CC TEST CONDITIONS W option U option V = 3.3V @ 25°C ...
Page 4
... STOP Condition Hold Time for Read, HD:STO or Volatile Only Write t Output Data Hold Time DH t (Note 14) SDA and SCL Rise Time R 4 ISL90727, ISL90728 TEST CONDITIONS 400kHz; SDA = Open; (for I C, Active, SCL Read and Volatile Write States only +5.5V, I ...
Page 5
... R while the resistance between R monotonically. R pin of the DCP is W the wiper movement will always be relative to R While the ISL90727 and ISL90728 are being powered up, the WR is reset to 40h (64 decimal), which locates R roughly at the center between R TYP MIN (Note ...
Page 6
... Byte of a read operation. A valid Identification Byte contains 0101110 as the seven MSBs for the ISL90727 and 0111110 as the seven MSBs for the ISL90728. The LSB in the Read/Write bit. Its value is “1” for a Read operation, and “0” for a Write operation (See Table 1) ...
Page 7
... S SIGNALS T FROM THE A IDENTIFICATION MASTER R BYTE WITH T R/W=0 SIGNAL AT SDA SIGNALS FROM THE SLAVE FIGURE 4. READ SEQUENCE (ISL90727 VERSION SHOWN) 7 ISL90727, ISL90728 DATA DATA DATA STABLE CHANGE STABLE 1 8 WRITE ADDRESS BYTE BYTE ...
Page 8
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 8 ISL90727, ISL90728 P6.049 VIEW C 6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE ...