LTC2242-10 Linear Technology, LTC2242-10 Datasheet
LTC2242-10
Related parts for LTC2242-10
LTC2242-10 Summary of contents
Page 1
... Optional Clock Duty Cycle Stabilizer n Shutdown and Nap Modes n Data Ready Output Clock n Pin Compatible Family 250Msps: LTC2242-12 (12-Bit), LTC2242-10 (10-Bit) 210Msps: LTC2241-12 (12-Bit), LTC2241-10 (10-Bit) 170Msps: LTC2240-12 (12-Bit), LTC2240-10 (10-Bit) 185Msps: LTC2220-1 (12-Bit)* 170Msps: LTC2220 (12-Bit), LTC2230 (10-Bit)* 135Msps: LTC2221 (12-Bit), LTC2231 (10-Bit)* n 64-Pin 9mm × ...
Page 2
... LTC2242-10 ABSOLUTE MAXIMUM RATINGS (Notes Supply Voltage (V ) ...............................................2.8V DD Digital Output Ground Voltage (OGND) ........ –0. www.datasheet4u.com Analog Input Voltage (Note 3) .......–0. Digital Input Voltage ......................–0. Digital Output Voltage ................ –0.3V to (OV Power Dissipation .............................................1500mW Operating Temperature Range LTC2242C-10 ........................................... 0° ...
Page 3
... Input 140MHz Input 240MHz Input 10MHz Input 70MHz Input 140MHz Input 240MHz Input 10MHz Input 70MHz Input 140MHz Input 240MHz Input f = 135MHz 140MHz IN1 IN2 LTC2242-10 MIN TYP MAX UNITS ±10 μV/C ±60 ppm/C ±45 ppm/C 0.18 LSB RMS MIN TYP ...
Page 4
... LTC2242-10 INTERNAL REFERENCE CHARACTERISTICS PARAMETER V Output Voltage CM V Output Tempco www.datasheet4u.com CM V Line Regulation CM V Output Resistance CM DIGITAL INPUTS AND DIGITAL OUTPUTS full operating temperature range, otherwise specifi cations are at T SYMBOL PARAMETER + – ENCODE INPUTS (ENC , ENC ) V Differential Input Voltage ...
Page 5
... Duty Cycle Stabilizer Off Duty Cycle Stabilizer On Duty Cycle Stabilizer Off Duty Cycle Stabilizer On (Note 7) (Note 7) (Note 7) (t – (Note (Note 7) (Note 7) (t – (Note LTC2242-10 MIN TYP MAX UNITS ● 2.375 2.5 2.625 ● 2.375 2.5 2.625 V ● ...
Page 6
... LTC2242-10 ELECTRICAL CHARACTERISTICS Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device www.datasheet4u.com reliability and lifetime. Note 2: All voltage values are with respect to ground with GND and OGND wired together (unless otherwise noted) ...
Page 7
... RANGE 1000 0 100 200 300 400 500 600 700 INPUT FREQUENCY (MHz) 224210 G10 LTC2242- 25°C unless otherwise noted, Note 4) A 8192 Point FFT 240MHz, IN –1dB, 2V Range, LVDS Mode 0 –10 –20 –30 –40 –50 –60 –70 –80 – ...
Page 8
... LTC2242-10 TYPICAL PERFORMANCE CHARACTERISTICS SFDR and SNR vs Sample Rate, 2V Range 30MHz, –1dB, IN LVDS Mode www.datasheet4u.com 90 85 SFDR SNR 100 150 200 250 SAMPLE RATE (Msps Sample Rate, 5MHz Sine VDD Wave Input, –1dB 300 290 280 ...
Page 9
... Output and Input Common Mode Bias. CM Bypass to ground with 2.2μF ceramic chip capacitor. GND (Exposed Pad) (Pin 65): ADC Power Ground. The exposed pad on the bottom of the package needs to be soldered to ground. LTC2242-10 selects demux CMOS DD selects offset DD selects 2’s complement DD selects 2’ ...
Page 10
... LTC2242-10 PIN FUNCTIONS (LVDS Mode) + AIN (Pins 1, 2): Positive Differential Analog Input. – AIN (Pins 3, 4): Negative Differential Analog Input. www.datasheet4u.com REFHA (Pins 5, 6): ADC High Reference. Bypass to Pins 7, 8 with 0.1μF ceramic chip capacitor, to Pins 11, 12 with a 2.2μF ceramic capacitor and to ground with 1μF ceramic capacitor ...
Page 11
... CLOCK DRIVER REFLB REFHA REFLA REFHB 2.2μF + – ENC ENC 0.1μF 0.1μF 1μF 1μF Figure 1. Functional Block Diagram LTC2242-10 FOURTH PIPELINED FIFTH PIPELINED ADC STAGE ADC STAGE SHIFT REGISTER AND CORRECTION CONTROL OUTPUT LOGIC DRIVERS 224210 F01 OGND LVDS SHDN M0DE ...
Page 12
... LTC2242-10 TIMING DIAGRAMS www.datasheet4u.com ANALOG INPUT – ENC + ENC D0-D9, OF – CLKOUT + CLKOUT ANALOG INPUT – ENC + ENC DA0-DA9, OFA CLKOUTB CLKOUTA DB0-DB9, OFB 12 LVDS Output Mode Timing All Outputs Are Differential and Have LVDS Levels – ...
Page 13
... All Outputs Are Single-Ended and Have CMOS Levels – – LTC2242- – – – 2 224210 TD03 – – – – 1 224210 TD04 224210fc 13 ...
Page 14
... AC input. The signal to noise ratio due to the jitter alone will be: SNR CONVERTER OPERATION As shown in Figure 1, the LTC2242- CMOS pipelined multi-step converter. The converter has fi ve pipelined ADC stages; a sampled analog input will result in a digitized value fi ve cycles later (see the Timing Diagram section). For optimal performance the analog inputs should be driven differentially ...
Page 15
... SAMPLE/HOLD OPERATION AND INPUT DRIVE Sample/Hold Operation Figure 2 shows an equivalent circuit for the LTC2242-10 CMOS differential sample-and-hold. The analog inputs are connected to the sampling capacitors (C NMOS transistors. The capacitors shown attached to ...
Page 16
... Poor matching will result in higher even order harmonics, especially the second. Input Drive Circuits Figure 3 shows the LTC2242-10 being driven transformer with a center tapped secondary. The secondary center tap is DC biased with V CM signal at its optimum DC level ...
Page 17
... ADC bandwidth. Reference Operation Figure 9 shows the LTC2242-10 reference circuitry consist- ing of a 1.25V bandgap reference, a difference amplifi er and switching and control circuit. The internal voltage reference can be confi gured for two pin selectable input ranges of 2V (± ...
Page 18
... SNR will degrade by 1.7dB. See the Typical Performance HIGH REFERENCE Characteristics section. Driving the Encode Inputs DIFF AMP The noise performance of the LTC2242-10 can depend on the encode signal quality as much as on the analog INTERNAL ADC input. The ENC LOW REFERENCE differentially, primarily for noise immunity from com- 224210 F09 mon mode noise sources ...
Page 19
... PLL to lock onto the input clock. To use the clock duty cycle stabilizer, the MODE pin should be connected to 1/3V The lower limit of the LTC2242-10 sample rate is determined by droop of the sample-and-hold circuits. The pipelined architecture of this ADC relies on storing analog signals on small valued capacitors. Junction leakage will discharge the capacitors. The specifi ...
Page 20
... As with all high speed/high resolution converters, the 10 0000 0000 digital output loading can affect the performance. The digital outputs of the LTC2242-10 should drive a minimal capacitive load to avoid possible interaction between the digital outputs and sensitive input circuitry. The output should be buffered with a device such as an 74VCX245 CMOS latch ...
Page 21
... LOGIC LATCH OE Figure 13a. Digital Output Buffer in CMOS Mode Data Format The LTC2242-10 parallel digital output can be selected for offset binary or 2’s complement format. The format is selected with the MODE pin. Connecting MODE to GND or 1/3V selects offset binary output format. Connecting ...
Page 22
... HEAT TRANSFER Most of the heat generated by the LTC2242-10 is trans- ferred from the die through the bottom-side exposed pad and package leads onto the printed circuit board. For good electrical and thermal performance, the exposed ...
Page 23
... ADC precedence. The clock signals to the FPGA should have series termination at the driver to prevent high frequency noise from the FPGA disturbing the sub- LTC2242-10 strate of the clock fan-out device. If you use an FPGA as a programmable divider, you must re-time the signal using the original oscillator, and the re-timing fl ...
Page 24
... LTC2242-10 APPLICATIONS INFORMATION www.datasheet4u.com GND 16 GND 61 GND 64 GND ...
Page 25
... APPLICATIONS INFORMATION Silkscreen Top www.datasheet4u.com Layer 1 Component Side LTC2242-10 Layer 2 GND Plane Layer 3 Power/Ground Plane 25 224210fc ...
Page 26
... LTC2242-10 APPLICATIONS INFORMATION Layer 4 Power/Ground Planes www.datasheet4u.com Layer 5 Power/Ground Planes 26 Layer Back Solder Side Silk Screen Back, Solder Side 224210fc ...
Page 27
... PACKAGE OUTLINE 0.25 ±0.05 0.50 BSC 0.75 ± 0.05 7.15 ± 0.10 (4-SIDES) 0.200 REF 0.00 – 0.05 LTC2242-10 NOTE: 1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION WNJR-5 2. ALL DIMENSIONS ARE IN MILLIMETERS 3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT 4 ...
Page 28
... LTC2242-10 RELATED PARTS PART NUMBER DESCRIPTION LTC1748 14-Bit, 80Msps, 5V ADC www.datasheet4u.com LTC1750 14-Bit, 80Msps, 5V Wideband ADC ® LT 1993-2 High Speed Differential Op Amp LT1994 Low Noise, Low Distortion Fully Differential Input/Output Amplifi er/Driver LTC2202 16-Bit, 10Msps, 3.3V ADC, Lowest Noise LTC2208 16-Bit, 130Msps, 3.3V ADC, LVDS Outputs LTC2220 12-Bit, 170Msps, 3 ...