MC10EP57 ON Semiconductor, MC10EP57 Datasheet
MC10EP57
Available stocks
Related parts for MC10EP57
MC10EP57 Summary of contents
Page 1
... MC10EP57, MC100EP57 3. ECL 4:1 Differential Multiplexer Description The MC10/100EP57 is a fully differential 4:1 multiplexer. By leaving the SEL1 line open (pulled LOW via the input pulldown resistors) the device can also be used as a differential 2:1 multiplexer with SEL0 input selecting between D0 and D1. The fully differential architecture of the EP57 makes it ideal for use in low skew applications such as clock distribution ...
Page 2
V SEL1 Warning: All V to Power Supply to guarantee proper operation. Figure 1. 20−Lead Package (Top View) and Logic Diagram NOTE: The Exposed Pad (EP) on ...
Page 3
Table 3. ATTRIBUTES Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Flammability Rating Transistor Count Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 1. For additional information, see ...
Page 4
Table 5. 10EP DC CHARACTERISTICS, PECL Symbol Characteristic I Power Supply Current EE V Output HIGH Voltage (Note Output LOW Voltage (Note Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended ...
Page 5
Table 7. 10EP DC CHARACTERISTICS, NECL Symbol Characteristic I Power Supply Current EE VOH Output HIGH Voltage (Note 9) V Output LOW Voltage (Note Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended Output ...
Page 6
Table 9. 100EP DC CHARACTERISTICS, PECL Symbol Characteristic I Power Supply Current EE V Output HIGH Voltage (Note 15 Output LOW Voltage (Note 15 Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended ...
Page 7
Table 11. AC CHARACTERISTICS V Symbol Characteristic f Maximum Frequency (Figure 2) max t , Propagation Delay to PLH t Output Differential PHL COM_SEL, SEL Device to Device Skew (Note 21) SKEW t CLOCK Random Jitter ...
Page 8
... Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D − Termination of ECL Logic Devices.) ORDERING INFORMATION Device MC10EP57DT MC10EP57DTG MC10EP57DTR2 MC10EP57DTR2G MC10EP57MNG MC10EP57MNTXG MC100EP57DT MC100EP57DTG MC100EP57DTR2 MC100EP57DTR2G MC100EP57MNG MC100EP57MNTXG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D ...
Page 9
Resource Reference of Application Notes AN1405/D − ECL Clock Distribution Techniques AN1406/D − Designing with PECL (ECL at +5.0 V) AN1503/D − ECLinPSt I/O SPiCE Modeling Kit AN1504/D − Metastability and the ECLinPS Family AN1568/D − Interfacing Between LVDS and ...
Page 10
... 0.100 (0.004) −T− SEATING PLANE 16X 0.36 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS TSSOP−20 CASE 948E−02 ISSUE ...
Page 11
... G 0.50 BSC 0.020 BSC H 1.38 1.43 0.054 0.056 J 0.20 REF 0.008 REF K 0.00 0.05 0.000 0.002 L 0.35 0.45 0.014 0.018 M 2.00 BSC 0.079 BSC N 2.00 BSC 0.079 BSC P 1.38 1.43 0.054 0.056 R 0.60 0.80 0.024 0.031 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative MC10EP57/D ...