MC74HC125ADT ON Semiconductor, MC74HC125ADT Datasheet
MC74HC125ADT
Specifications of MC74HC125ADT
Available stocks
Related parts for MC74HC125ADT
MC74HC125ADT Summary of contents
Page 1
MC74HC125A, MC74HC126A Quad 3−State Noninverting Buffers High−Performance Silicon−Gate CMOS The MC74HC125A and MC74HC126A are identical in pinout to the LS125 and LS126. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. ...
Page 2
... Plastic DIP: – 10 mW/_C from 65_ to 125_C SOIC Package: – 7 mW/_C from 65_ to 125_C TSSOP Package: – 6.1 mW/_C from 65_ to 125_C For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High−Speed CMOS Data Book (DL129/D). RECOMMENDED OPERATING CONDITIONS Symbol Parameter Î ...
Page 3
... Package) Î Î Î Î Î Î Î Î Î Î Î Î Î Î NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High−Speed CMOS Data Book (DL129/D). AC ELECTRICAL CHARACTERISTICS Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î ...
Page 4
... ORDERING INFORMATION Device MC74HC125AN MC74HC125ANG MC74HC125AD MC74HC125ADG MC74HC125ADR2 MC74HC125ADR2G MC74HC125ADT MC74HC125ADTG MC74HC125ADTR2 MC74HC125ADTR2G MC74HC125AF MC74HC125AFG MC74HC125AFEL MC74HC125AFELG MC74HC126AN MC74HC126ANG MC74HC126AD MC74HC126ADG MC74HC126ADR2 MC74HC126ADR2G MC74HC126ADTR2 MC74HC126ADTR2G MC74HC126AFEL MC74HC126AFELG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb− ...
Page 5
INPUT A 50% 10% t PLH 90% OUTPUT Y 50% 10% t TLH Figure 1. TEST POINT OUTPUT DEVICE UNDER TEST *Includes all probe and jig capacitance Figure 3. Test Circuit SWITCHING WAVEFORMS ...
Page 6
−T− SEATING PLANE 0.13 (0.005) PACKAGE DIMENSIONS PDIP−14 CASE 646−06 ISSUE http://onsemi.com 6 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI ...
Page 7
... G −T− SEATING 14 PL PLANE 0.25 (0.010 14X 0.58 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−14 CASE 751A−03 ISSUE 0.25 (0.010 ...
Page 8
... S A −V− C 0.10 (0.004) −T− SEATING G D PLANE 14X 0.36 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS TSSOP−14 CASE 948G−01 ISSUE 0.25 (0.010) ...
Page 9
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...