MC74HC74AD ON Semiconductor, MC74HC74AD Datasheet

no-image

MC74HC74AD

Manufacturer Part Number
MC74HC74AD
Description
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC74HC74AD
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC74HC74ADG
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC74HC74ADR2
Manufacturer:
ON
Quantity:
8 000
Part Number:
MC74HC74ADR2G
Manufacturer:
ON
Quantity:
20 000
Part Number:
MC74HC74ADR2G
Manufacturer:
ON
Quantity:
11 740
Part Number:
MC74HC74ADR2G
Manufacturer:
ON
Quantity:
18 616
Part Number:
MC74HC74ADR2G
0
Part Number:
MC74HC74ADTG
Manufacturer:
ON Semiconductor
Quantity:
61 483
Part Number:
MC74HC74ADTR2
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC74HC74ADTR2G
Manufacturer:
GMT
Quantity:
8 272
Part Number:
MC74HC74ADTR2G
Manufacturer:
ON
Quantity:
8 000
Part Number:
MC74HC74ADTR2G
Manufacturer:
ON/安森美
Quantity:
20 000
MC74HC74A
Dual D Flip−Flop with Set
and Reset
High−Performance Silicon−Gate CMOS
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
and Clock inputs. Information at a D−input is transferred to the
corresponding Q output on the next positive going edge of the clock
input. Both Q and Q outputs are available from each flip−flop. The Set
and Reset inputs are asynchronous.
Features
© Semiconductor Components Industries, LLC, 2006
October, 2006 − Rev. 11
The MC74HC74A is identical in pinout to the LS74. The device
This device consists of two D flip−flops with individual Set, Reset,
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0 mA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the JEDEC Standard No. 7.0 A Requirements
Chip Complexity: 128 FETs or 32 Equivalent Gates
Pb−Free Packages are Available
1
14
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
14
14
14
1
(Note: Microdot may be in either location)
1
1
ORDERING INFORMATION
1
A
L, WL
Y, YY
W, WW
G or G
http://onsemi.com
CASE 948G
CASE 751A
SOEIAJ−14
DT SUFFIX
TSSOP−14
CASE 646
CASE 965
N SUFFIX
D SUFFIX
F SUFFIX
SOIC−14
PDIP−14
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
Publication Order Number:
14
1
14
1
14
1
14
DIAGRAMS
MC74HC74AN
AWLYYWWG
1
MARKING
MC74HC74A/D
74HC74A
AWLYWW
ALYWG
HC74AG
ALYWG
74A
HC
G

Related parts for MC74HC74AD

MC74HC74AD Summary of contents

Page 1

MC74HC74A Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS The MC74HC74A is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device ...

Page 2

... Plastic DIP: – 10 mW/_C from 65_ to 125_C SOIC Package: – 7 mW/_C from 65_ to 125_C TSSOP Package: − 6.1 mW/_C from 65_ to 125_C For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High−Speed CMOS Data Book (DL129/D). RECOMMENDED OPERATING CONDITIONS Î Î Î Î ...

Page 3

... Current (per Package) Î Î Î Î Î Î Î Î Î Î Î Î Î NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High−Speed CMOS Data Book (DL129/D). AC ELECTRICAL CHARACTERISTICS Î Î Î Î ...

Page 4

... ORDERING INFORMATION Device MC74HC74AN MC74HC74ANG MC74HC74AD MC74HC74ADG MC74HC74ADR2 MC74HC74ADR2G MC74HC74ADTR2 MC74HC74ADTR2G MC74HC74AF MC74HC74AFG MC74HC74AFEL MC74HC74AFELG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb−Free. ...

Page 5

CLOCK 50% 10 1/f max t t PLH PHL 90% 50% 10 TLH THL Figure 1. VALID 50% DATA 50% CLOCK Figure 3. 4, ...

Page 6

−T− SEATING PLANE 0.13 (0.005) PACKAGE DIMENSIONS PDIP−14 CASE 646−06 ISSUE http://onsemi.com 6 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI ...

Page 7

... G −T− SEATING 14 PL PLANE 0.25 (0.010 14X 0.58 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−14 CASE 751A−03 ISSUE 0.25 (0.010 ...

Page 8

... S A −V− C 0.10 (0.004) −T− SEATING G D PLANE 14X 0.36 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS TSSOP−14 CASE 948G−01 ISSUE 0.25 (0.010) ...

Page 9

... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...

Related keywords