mpc9855 Integrated Device Technology, mpc9855 Datasheet
mpc9855
Available stocks
Related parts for mpc9855
mpc9855 Summary of contents
Page 1
... Ambient temperature range –40°C to +85°C Functional Description The MPC9855 uses either MHz reference frequency to generate 8 LVCMOS output clocks, of which, the frequency is selectable from 16 MHz to 200 MHz. The reference is applied to the input of a PLL and multiplied to 2 GHz. Output dividers, divide this frequency by 10, 12, 15, 16, 18, 20, 24, 30, 40, 60, or 120 to produce output frequencies of 200, 166, 133, 125, 111, 100, 83, 66, 50, 33 MHz ...
Page 2
... REF_OUT1_E MPC9855 IDT™ Clock Generator for PowerQUICC III Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Ref 0 1 PLL 2000 MHz Figure 1. MPC9855 Logic Diagram 2 NETCOM ÷N QA0 QA1 QA2 QA3 ÷N QB0 QB1 QB2 QB3 ...
Page 3
... DD V — — High DD V High DD V High DD V High DD V Low DD V High DD V — — DD — — — — — — — — — — 1 PCLK XTAL Bypass Enables REF_OUT1 Selects 33 MHz Reference Normal MPC9855 MPC9855 3 ...
Page 4
... CLK_x[5] Frequency N (lsb) (MHz 126 15. 120 16. 25. 33. 50. 66. 83. 100. 111. 125. 133. 166. 200. (2) 8 Advanced Clock Drivers Devices Freescale Semiconductor NETCOM 250 MPC9855 ...
Page 5
... Power-Up and MR Operation Figure 2 length for MR pin. The MR release time is based upon the power supply being stable and within V Table 9 for actual parameter values. The MPC9855 may be configured after release of reset and the outputs will be stable for use after lock is obtained. t reset_rel Figure 2 ...
Page 6
... Typ Max Unit Condition ÷ Inputs 8 pF Per Output °C/W 54.5 Air flow = 0 °C 85 Typ Max Unit Condition 135 170 pins, outputs unloaded pins DDIN Advanced Clock Drivers Devices Freescale Semiconductor NETCOM DDA MPC9855 ...
Page 7
... PD CMR (AC (AC) impacts the device propagation delay, PP Typ Max Unit Condition V + 0.3 V LVCMOS DD 0.8 V LVCMOS µA ± 200 GND IN DDL – 0 Ω – 0 Ω MPC9855 NETCOM (AC) MPC9855 7 ...
Page 8
... AC characteristics are design targets and pending characterization characteristics apply for parallel output termination of 50Ω bypass mode, the MPC9855 divides the input reference clock. 4. The input reference frequency must match the VCO lock range divided by the total feedback divider ratio: f ...
Page 9
... MPC9855 Clock Generator for PowerQUICC III Table 10. MPC9855 Pin Diagram (Top View DDOA DDOA DDOA DDOA RSVD RSVD DDA DDA XTAL_SEL CLK E PCLK PCLK F CLK_SEL REF_33MHz G XTAL_IN XTAL_OUT DDOB DDOB DDOB DDOB Table 11. MPC9855 Pin List ...
Page 10
... MPC9855 IDT™ Clock Generator for PowerQUICC III Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 10 PACKAGE DIMENSIONS VA SUFFIX VM SUFFIX (PB-FREE) 100 MAPBGA PACKAGE CASE 1462-01 ISSUE A 10 NETCOM PAGE MPC9855 Advanced Clock Drivers Devices Freescale Semiconductor ...
Page 11
... IDT™ Clock Generator for PowerQUICC III Advanced Clock Drivers Devices Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc Freescale Semiconductor PACKAGE DIMENSIONS VA SUFFIX VM SUFFIX (PB-FREE) 100 MAPBGA PACKAGE CASE 1462-01 ISSUE A 11 NETCOM PAGE MPC9855 MPC9855 11 ...
Page 12
... MPC92459 MPC9855 PART NUMBERS 900 MHz Low Voltage LVDS Clock Synthesizer Clock Generator for PowerQUICC III INSERT PRODUCT NAME AND DOCUMENT TITLE Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. ...