nm24c04 Fairchild Semiconductor, nm24c04 Datasheet
nm24c04
Available stocks
Related parts for nm24c04
nm24c04 Summary of contents
Page 1
... The NM24C04/05 devices are 4096 bits of CMOS non-volatile electrically erasable memory. These devices conform to all speci- fications in the Standard IIC 2-wire protocol and are designed to minimize device pin count, and simplify PC board layout require- ments. The upper half (upper 2Kbit) of the memory of the NM24C05 can be ...
Page 2
... SCL Serial Clock Input NC No Connection V Power Supply CC A1,A2 Device Address Inputs V Ground SS SDA Serial Data I/O SCL Serial Clock input WP Write Protect V Power Supply Connection NM24C04/05 Rev NM24C04 SCL SDA DS500070 ...
Page 3
... NM24C04/05 Rev XXX Letter Description N 8-pin DIP M8 8-pin SOIC MT8 8-pin TSSOP None 0 to 70°C V -40 to +125°C E -40 to +85°C Blank 4.5V to 5.5V L 2.7V to 5.5V LZ 2.7V to 5.5V and <1µA Standby Current Blank 100KHz F 400KHz with Write Protect C CMOS Technology ...
Page 4
... Input Capacitance (A0, A1, A2, SCL) IN Typical values are T = 25°C and nominal supply voltage of 5V for 4.5V-5.5V operation and at 3V for 2.7V-4.5V operation. A This parameter is periodically sampled and not 100% tested. NM24C04/05 Rev. G Ambient Operating Temperature –65°C to +150°C NM24C04/05 NM24C04E/05E 6.5V to –0.3V NM24C04V/05V Positive Power Supply +300° ...
Page 5
... During the write cycle, the WR NM24C04/05 bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address. Refer "Write Cycle Timing" diagram. ...
Page 6
... It is recommended that the total line capacitance be less than 400pF SDA SCL V CC NM24C02/ NM24C02/03 Yes NM24C04/05 No NM24C08/09 No NM24C16/17 No NM24C04/05 Rev. G ACK t WR STOP CONDITION Slave Master Slave Transmitter/ Transmitter Receiver Receiver NM24C02/03 NM24C04/ ...
Page 7
... Last bit of the Slave Address indicates if the intended access is Read or Write. If the bit is "1," then the access is Read, whereas if the bit is "0," then the access is Write. NM24C04/05 Rev. G Acknowledge is an active LOW pulse on the SDA line driven by an addressed receiver to the addressing transmitter to indicate receipt of 8-bits of data ...
Page 8
... All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used by the NM24C04/05 to place the device in the standby power mode, except when a Write operation is being executed, in which case a second stop condition is required after ...
Page 9
... SCL SDA SCL SDA START CONDITION SCL FROM MASTER DATA OUTPUT FROM TRANSMITTER DATA OUTPUT FROM RECEIVER START CONDITION NM24C04/05 Rev. G DATA STABLE DATA CHANGE CONDITION DS500070-10 STOP DS500070- ACKNOWLEDGE PULSE DS500070-12 www.fairchildsemi.com ...
Page 10
... NM24C04/05 will respond with an acknowledge after the receipt of each subsequent eight bit byte. In the read mode the NM24C04/05 slave will transmit eight bits of data, release the SDA line and monitor the line for an acknowl- edge acknowledge is detected, NM24C04/05 will continue to transmit data ...
Page 11
... ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the NM24C04/05 is still busy with the write operation no ACK will be returned. If the NM24C04/05 has completed the write operation an ACK will be returned and the host can then proceed with the next read or write operation ...
Page 12
... R/W bit set to one. This will be followed by an acknowledge from the NM24C04/05 and then by the eight bit byte. The master will not acknowledge the transfer but does generate the stop condition, and therefore the NM24C04/05 discontinues transmission ...
Page 13
... Pin #1 IDENT 0.0433 Max (1.1) 0.0256 (0.65) Typ. Notes: Unless otherwise specified 1. Reference JEDEC registration MO153. Variation AA. Dated 7/93 NM24C04/05 Rev. G 0.228 - 0.244 (5.791 - 6.198) Lead #1 IDENT 0.053 - 0.069 (1.346 - 1.753) 8° Max, Typ. All leads 0.014 0.016 - 0.050 (0.356) (0.406 - 1.270) ...
Page 14
... English Français Italiano Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. NM24C04/05 Rev. G 0.373 - 0.400 (9.474 - 10.16) 0.090 (2.286) ...