sl15300 SpectraLinear Inc, sl15300 Datasheet
sl15300
Available stocks
Related parts for sl15300
sl15300 Summary of contents
Page 1
... output clock frequencies, Spread %, output rise and fall times, crystal load, modulation frequency and PD#/OE/SSON#/FS functions can be programmed to meet the needs of wide range of applications. The SL15300 operates from 2.5V to 3.3V power supply voltage range. The product is offered in 8-pin TSSOP package with commercial and industrial grades. ...
Page 2
... Multi function Programmable SSCLK4 or REFOUT3 clock pin or PD#, OE, SSON control pin. Power Down (PD#-Active Low): If PD#=0(Low) and Output Enable (OE-Active High programmed, the pin is weakly pulled high to VDD. If SSON programmed, the pin is weakly pulled low to VSS. SL15300 Page ...
Page 3
... REFOUT is the same frequency as the input reference clock or divide by from without spread. The set of frequencies in Table 1 is given as en example, using 48MHz crystal. The SL15300 also allows a fan-out meaning that Pins and 8 can be programmed to the same frequencies with or without spread. FS ...
Page 4
... VIN=VDD, Pins 4 and 8. If outputs are programmed as PD#, OE, SSON and no pull-up/down resister used VIN=GND, Pins 4 and 8. If outputs are programmed as PD#, OE, SSON and no pull-up/down resister used CMOS Level, if Pins 4 and 8 programmed as PD#, OE, SSON SL15300 Min Max Unit -0.5 4.6 V -0.5 VDD+0 ° ...
Page 5
... Programmable, VDD=3.3V, CL=15pF 80% of VDD Programmable, VDD=3.3V, CL=15pF 80% of VDD Programmable, VDD=3.3V, CL=15pF 80% of VDD Programmable, VDD=3.3V, CL=15pF 80% of VDD Programmable, VDD=3.3V, CL=15pF 80% of VDD Programmable, VDD=3.3V, CL=15pF 80% of VDD SL15300 - 7.9 9 μA - μA ...
Page 6
... IOL=10mA, If Pins and 8 are programmed as SSCLK/REFCLK VIN=VDD, Pins 4 and 8. If outputs are programmed as PD#, OE, SSON and no pull-up/down resister used VIN=GND, Pins 4 and 8. If outputs are programmed as PD#, OE, SSON and no pull-up/down resister used SL15300 - TBD TBD ps - TBD TBD ps - 150 ...
Page 7
... SSCLK REFCLK, Xtal input REFCLK, clock input Clock Input, Pin 3 Programmable, VDD=2.5 CL=15pF 80% of VDD Programmable, VDD=2.5 CL=15pF 80% of VDD Programmable, VDD=2.5 CL=15pF 80% of VDD Programmable, VDD=2.5 CL=15pF 80% of VDD SL15300 100 150 250 kΩ - 7.0 8 μA ...
Page 8
... Variation of programmed Spread % Programmable, 31.5 kHz standard Condition VDD+/-10% CMOS Level, if Pins 4 and 8 programmed as PD#, OE, SSON CMOS Level, if Pins 4 and 8 programmed as PD#, OE, SSON# or FS. IOH=10mA , If Pins and 8 are programmed as SSCLK/REFCLK IOL=10mA, If Pins and 8 are programmed as SSCLK/REFCLK SL15300 - 1.10 1. 0.90 1. 0.70 0. TBD TBD ...
Page 9
... SSCLK or REFCLK Condition Crystal or Ceramic Resonator External Clock SSCLK REFCLK, crystal or resonator input REFCLK, clock input SSCLK REFCLK, Xtal input REFCLK, clock input Clock Input, Pin 3 Programmable, VDD=3.3V, CL=15pF 80% of VDD SL15300 - μA - μA 100 150 250 kΩ ...
Page 10
... Time from OE falling edge to Hi-Z at outputs (Asynchronous) Center Spread, SSCLK-1/2/3/4 Down Spread, SSCLK-1/2/3/4 Variation of programmed Spread % Programmable, 31.5 kHz standard Condition VDD+/-10% CMOS Level, if Pins 4 and 8 programmed as PD#, OE, SSON CMOS Level, if Pins 4 and 8 programmed as PD#, OE, SSON# or FS. SL15300 - 2.00 2. 1.40 1. 1.10 1. 0.85 1 ...
Page 11
... Maximum setting value Resolution (programming steps) Pins 4 and 8 If programmed as PD#, OE, SSON or FS Pins and 8. If programmed as SSCLK or REFCLK Condition Crystal or Ceramic Resonator External Clock SSCLK REFCLK, crystal or resonator input REFCLK, clock input SSCLK SL15300 VDD-0 0.4 - μA - μA ...
Page 12
... Time for VDD reaching minimum specified value and monolithic power supply ramp Time from OE falling edge to Hi-Z at outputs (Asynchronous) Time from OE falling edge to Hi-Z at outputs (Asynchronous) Center Spread, SSCLK-1/2/3/4 Down Spread, SSCLK-1/2/3/4 Variation of programmed Spread % Programmable, 31.5 kHz standard SL15300 ...
Page 13
... Programming PCin and PCout to 32pF assures that this crystal sees an equivalent load of 18pF and no other external crystal load capacitor is needed. Deviating from the crystal load specification could cause an increase in frequency accuracy in ppm. Refer to the Table 5 for the recommended crystal specifications. Rev 1.0, August 14, 2008 PCin(pF) =PCout(pF)= [(CL(pF) – Cp(pF)/2 SL15300 Page ...
Page 14
... Load for +/-0 ppm Fo resonance value 20 40 100 Ohm F-Range: 8.0 to 12.999 MHz 12 Ohm F-Range: 13.0 to 19.999 MHz Ohm F-Range: 20.0 to 48.000 MHz - - 200 µW F-Range: 8.0 to 19.999 MHz - - 150 µW F-Range: 20.0 to 48.000 MHz - 4 5.4 pF SMD Xtals - 5 7.2 pF Through Hole (Leaded) Xtals SL15300 Comments Page ...
Page 15
... Thermal Characteristics Parameter Symbol θ JA Thermal Resistance θ JA Junction to Ambient θ JA θ Thermal Resistance JC Junction to Case Rev 1.0, August 14, 2008 Condition Still air 1m/s air flow 3m/s air flow Independent of air flow SL15300 Min Typ Max Unit - 110 - °C/W - 100 - °C °C °C/W Page ...
Page 16
... SL15300ZC-XXX SL15300ZC-XXX SL15300ZC-XXXT SL15300ZC-XXX SL15300ZI-XXX SL15300ZI-XXX SL15300ZI-XXXT SL15300ZI-XXX Notes: 1. All SLI products are RoHS compliant. 2. “XXX” is “Dash” number and will be assigned by SLI for final programmed samples or production units based on the each customer programming requirements. While SLI has reviewed all information herein for accuracy and reliability, Spectra Linear Inc. assumes no responsibility for the use of any circuitry or for the infringement of any patents or other rights of third parties which would result from each use ...