STM8L152C8 STMicroelectronics, STM8L152C8 Datasheet

no-image

STM8L152C8

Manufacturer Part Number
STM8L152C8
Description
STM8L-Ultra Low Power-8 bits Microcontrollers
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8L152C8

Operating Power Supply
1.65 to 3.6 V (without BOR), 1.8 to 3.6 V (with BOR)
Temp. Range
−40 to 85, 105 or 125 °C
5 Low Power Modes
Wait, Low power run (5.9 μA), Low power wait (3 μA), Active-halt with full RTC (1.4 μA), Halt (400 nA)
Dynamic Power Consumption
200 μA/MHz+330 μA
Ultra Low Leakage Per I/0
50 nA
Max Freq
16 MHz, 16 CISC MIPS peak
Lcd
8x40 or 4x44 w/ step-up converter

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8L152C8
Manufacturer:
ST
0
Part Number:
STM8L152C8T6
Manufacturer:
STM
Quantity:
520
Part Number:
STM8L152C8T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8L152C8T6
Manufacturer:
ST
0
Part Number:
STM8L152C8T6
0
Part Number:
STM8L152C8T6TR
Manufacturer:
ST
0
Part Number:
STM8L152C8T6TR
0
Part Number:
STM8L152C8U6
Manufacturer:
ST
Quantity:
75
Part Number:
STM8L152C8U6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8L152C8U6
0
Features
March 2011
Operating conditions
– Operating power supply: 1.65 to 3.6 V
– Temp. range: 40 to 85, 105 or 125 °C
Low power features
– 5 low power modes: Wait, Low power run
– Dynamic power consumption:
– Fast wake up from Halt mode (4.7 µs)
– Ultra low leakage per I/0: 50 nA
Advanced STM8 core
– Harvard architecture and 3-stage pipeline
– Max freq: 16 MHz, 16 CISC MIPS peak
– Up to 40 external interrupt sources
Reset and supply management
– Low power, ultrasafe BOR reset with 5
– Ultralow power POR/PDR
– Programmable voltage detector (PVD)
Clock management
– 32 kHz and 1-16 MHz crystal oscillators
– Internal 16 MHz factory-trimmed RC and
– Clock security system
Low power RTC
– BCD calendar with alarm interrupt,
– Digital calibration with +/- 0.5ppm accuracy
– Advanced anti-tamper detection
DMA
– 4 ch. for ADC, DACs, SPIs, I
LCD: 8x40 or 4x44 w/ step-up converter
12-bit ADC up to 1 Msps/28 channels
– Temp. sensor and internal ref. voltage
8-bit ultralow power MCU, up to 64 KB Flash + 2 KB data EEPROM,
(without BOR), 1.8 to 3.6 V (with BOR)
(5.9 µA), Low power wait (3 µA), Active-halt
with full RTC (1.4 µA), Halt (400 nA)
200 µA/MHz+330 µA
programmable thresholds
38 kHz low consumption RC
Timers, 1 ch. for memory-to-memory
RTC, LCD, timers, USARTs, I2C, SPIs, ADC, DAC, comparators
2
C, USARTs,
Doc ID 17943 Rev 4
STM8L151R6 STM8L152R6
STM8L151x8 STM8L152x8
Table 1.
STM8L151x8
STM8L152x8
STM8L151R6
STM8L152R6
Reference
Memories
– Up to 64 KB of Flash memory with up to 2
– Flexible write/read protection modes
– Up to 4 KB of RAM
2x12-bit DAC (dual mode) with output buffer
2 ultralow power comparators
– 1 with fixed threshold and 1 rail to rail
– Wakeup capability
Timers
– Three 16-bit timers with 2 channels (IC,
– One 16-bit advanced control timer with 3
– One 8-bit timer with 7-bit prescaler
– 1 Window and 1 independent watchdog
– Beeper timer with 1, 2 or 4 kHz frequencies
Communication interfaces
– Two synchronous serial interface (SPI)
– Fast I
– Three USARTs (ISO 7816 interface + IrDA)
Up to 67 I/Os, all mappable on interrupt vectors
Up to 16 capacitive sensing channels with free
firmware
Fast on-chip programming and non-intrusive
debugging with SWIM, Bootloader using
USART
96-bit unique ID
LQFP80
KB of data EEPROM with ECC and RWW
OC, PWM), quadrature encoder
channels, supporting motor control
2
Device summary
C 400 kHz SMBus and PMBus
STM8L151C8, STM8L152C8, STM8L151R8,
STM8L152R8,STM8L151M8,STM8L152M8
STM8L151R6, STM8L152R6
LQFP64
Part number
LQFP48
UFQFPN48
www.st.com
1/126
1

Related parts for STM8L152C8

STM8L152C8 Summary of contents

Page 1

... SWIM, Bootloader using USART ■ 96-bit unique USARTs, Table 1. Reference STM8L151x8 STM8L152x8 STM8L151R6 STM8L152R6 Doc ID 17943 Rev 4 UFQFPN48 LQFP64 LQFP48 2 C 400 kHz SMBus and PMBus Device summary Part number STM8L151C8, STM8L152C8, STM8L151R8, STM8L152R8,STM8L151M8,STM8L152M8 STM8L151R6, STM8L152R6 www.st.com 1/126 1 ...

Page 2

Contents Contents 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 3

STM8L15xx8, STM8L15xR6 3.15 Beeper . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 4

Contents 9.3.9 9.3.10 9.3.11 9.3.12 9.3.13 9.3.14 9.3.15 9.4 Thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

STM8L15xx8, STM8L15xR6 List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 6

List of tables Table 46. Reference voltage characteristics ...

Page 7

... STM8L152M8 80-pin package pinout (with LCD Figure 5. STM8L151R8 and STM8L151R6 64-pin pinout (without LCD Figure 6. STM8L152R8 and STM8L152R6 64-pin pinout (with LCD Figure 7. STM8L151C8 48-pin pinout (without LCD Figure 8. STM8L152C8 48-pin pinout (with LCD Figure 9. Memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Figure 10. Pin loading conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 Figure 11. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 Figure 12 ...

Page 8

List of figures Figure 49. LQFP48 – mm, 48-pin low-profile quad flat package outline ...

Page 9

... Medium+ density STM8L15xxx devices: STM8L151R6 and STM8L152R6 microcontrollers with Flash memory density of 32 Kbytes. For further details on the STMicroelectronics Ultralow power family please refer to Section 2.3: Ultralow power continuum on page For detailed information on device operation and registers, refer to the reference manual (RM0031) ...

Page 10

Description 2.1 STM8L Ultralow power 8-bit family benefits High density and medium+ density STM8L15xx devices are part of the STM8L Ultralow power family providing the following benefits: ● Integrated system – Kbytes of high-density embedded Flash program ...

Page 11

STM8L15xx8, STM8L15xR6 2.2 Device overview Table 2. High density and medium+ density STM8L15xx low power device features and peripheral counts Features Flash (Kbytes) Data EEPROM (Kbytes) RAM (Kbytes) LCD Basic Timers General purpose Advanced control SPI Communicatio I2C n interfaces ...

Page 12

... STMicroelectronics microcontrollers UltraLow power strategy which also includes STM8L101xx and STM32L15xxx. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture, and features. They are all based on STMicroelectronics 0.13 µm Ultralow leakage process. Note: 1 The STM8L151xx and STM8L152xx are pin-to-pin compatible with STM8L101xx devices. ...

Page 13

STM8L15xx8, STM8L15xR6 3 Functional overview Figure 1. High density and medium+ density STM8L15xx device block diagram 1. Legend: AF: alternate function ADC: Analog-to-digital converter BOR: Brownout reset DMA: Direct memory access DAC: Digital-to-analog converter I²C: Inter-integrated circuit multimaster interface IWDG: ...

Page 14

Functional overview LCD: Liquid crystal display POR/PDR: Power on reset / power-down reset RTC: Real-time clock SPI: Serial peripheral interface SWIM: Single wire interface module USART: Universal synchronous asynchronous receiver transmitter WWDG: Window watchdog 3.1 Low power modes The High ...

Page 15

STM8L15xx8, STM8L15xR6 3.2 Central processing unit STM8 3.2.1 Advanced STM8 Core The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline. It contains 6 internal registers which are directly addressable in ...

Page 16

Functional overview 3.3 Reset and supply management 3.3.1 Power supply scheme The device requires a 1. 3.6 V operating supply voltage (V supply pins must be connected as follows: ● SS1 DD1 for ...

Page 17

STM8L15xx8, STM8L15xR6 3.3.3 Voltage regulator The high density and medium+ density STM8L15xxdevices embed an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals. This regulator has two different modes: ● Main voltage regulator mode ...

Page 18

Functional overview Figure 2. Clock tree diagram 3.5 Low power real-time clock The real-time clock (RTC independent binary coded decimal (BCD) timer/counter. Six byte locations contain the second, minute, hour (12/24 hour), week day, date, month, year, in ...

Page 19

STM8L15xx8, STM8L15xR6 3.6 LCD (Liquid crystal display) The LCD is only available on STM8L152xx devices. The liquid crystal display drives common terminals and segment terminals to drive up to 320 pixels. It can also ...

Page 20

Functional overview 3.9 Analog-to-digital converter ● 12-bit analog-to-digital converter (ADC1) with 28 channels (including 4 fast channel), temperature sensor and internal reference voltage ● Conversion time down to 1 µs with f ● Programmable resolution ● Programmable sampling time ● ...

Page 21

STM8L15xx8, STM8L15xR6 3.12 System configuration controller and routing interface The system configuration controller provides the capability to remap some alternate functions on different I/O ports. TIM4 and ADC1 DMA channels can also be remapped. The highly flexible routing interface allows ...

Page 22

Functional overview 3.13.2 16-bit general purpose timers (TIM2, TIM3, TIM5) ● 16-bit autoreload (AR) up/down-counter ● 7-bit prescaler adjustable to fixed power of 2 ratios (1…128) ● 2 individually configurable capture/compare channels ● PWM mode ● Interrupt capability on various ...

Page 23

STM8L15xx8, STM8L15xR6 3.16 Communication interfaces 3.16.1 SPI The serial peripheral interfaces (SPI1 and SPI2) provide half/ full duplex synchronous serial communication with external devices. ● Maximum speed: 8 Mbit/s (f ● Full duplex synchronous transfers ● Simplex synchronous transfers on ...

Page 24

Functional overview 3.18 Development support Development tools Development tools for the STM8 microcontrollers include: ● The STice emulation system offering tracing and code profiling ● The STVD high-level language debugger including C compiler, assembler and integrated development environment ● The ...

Page 25

STM8L15xx8, STM8L15xR6 4 Pin description Figure 3. STM8L151M8 80-pin package pinout (without LCD) 1. Pin 22 is reserved and must be tied to V Figure 4. STM8L152M8 80-pin package pinout (with LCD Doc ID 17943 Rev 4 Pin ...

Page 26

Pin description Figure 5. STM8L151R8 and STM8L151R6 64-pin pinout (without LCD) 1. Pin 18 is reserved and must be tied to V Figure 6. STM8L152R8 and STM8L152R6 64-pin pinout (with LCD) 26/126 . DD Doc ID 17943 Rev 4 STM8L15xx8, ...

Page 27

... STM8L15xx8, STM8L15xR6 Figure 7. STM8L151C8 48-pin pinout (without LCD) 1. Pin 13 is reserved and must be tied to V Figure 8. STM8L152C8 48-pin pinout (with LCD Doc ID 17943 Rev 4 Pin description 27/126 ...

Page 28

Pin description Table 4. Legend/abbreviation Type Level Port and control configuration Reset state Table 5. High density and medium+ density STM8L15x pin description Pin number Pin name ( PH0/LCD SEG 36 ( PH1/LCD SEG ...

Page 29

STM8L15xx8, STM8L15xR6 Table 5. High density and medium+ density STM8L15x pin description (continued) Pin number Pin name (3) PA7/LCD_SEG0 / TIM5_CH1 (4) PB0 /TIM2_CH1/ (3) LCD_SEG10 / ADC1_IN18/ COMP1_INP PB1/TIM3_CH1/ (3) LCD_SEG11 / 40 ...

Page 30

Pin description Table 5. High density and medium+ density STM8L15x pin description (continued) Pin number Pin name PB6/SPI1_MOSI/ ( LCD_SEG16 / ADC1_IN12/COMP1_INP PB6/SPI1_MOSI/ (3) LCD_SEG16 / - - 30 ADC1_IN12/DAC_OUT2/ COMP1_INP PB7/SPI1_MISO/ ( LCD_SEG17 ...

Page 31

STM8L15xx8, STM8L15xR6 Table 5. High density and medium+ density STM8L15x pin description (continued) Pin number Pin name PC6/OSC32_OUT/ ( [SPI1_SCK] / (2) [USART1_RX] (3) PC7/LCD_SEG25 ADC1_IN3/COMP2_INM/ COMP1_INP (3) PC7/LCD_SEG25 ADC1_IN3/USART3_CK COMP2_INM/ ...

Page 32

Pin description Table 5. High density and medium+ density STM8L15x pin description (continued) Pin number Pin name PD5/TIM1_CH3 (3) /LCD_SEG19 / ADC1_IN9/ COMP1_INP PD5/TIM1_CH3 (3) /LCD_SEG19 / - - 34 ADC1_IN9/SPI2_MOSI/ COMP1_INP PD6/TIM1_BKIN (3) /LCD_SEG20 / 59 ...

Page 33

STM8L15xx8, STM8L15xR6 Table 5. High density and medium+ density STM8L15x pin description (continued) Pin number Pin name PG6/LCD_SEG34 SPI2_MOSI PG7/LCD_SEG35 SPI2_MISO (3) PE0/LCD_SEG1 / TIM5_CH2 (3) PE0/LCD_SEG1 / - 19 14 ...

Page 34

Pin description Table 5. High density and medium+ density STM8L15x pin description (continued) Pin number Pin name (3) PE6/LCD_SEG26 - - 47 PVD_IN/TIM5_BKIN/ USART3_TX (3) PE6/LCD_SEG26 PVD_IN/TIM5_BKIN PE7/LED_SEG27 TIM5_ETR PE7/LED_SEG27 TIM5_ETR/ ...

Page 35

STM8L15xx8, STM8L15xR6 Table 5. High density and medium+ density STM8L15x pin description (continued) Pin number Pin name PF2/ADC1_IN26 [SPI2_SCK]/ [USART3_SCK] PF3/ADC1_IN27 [SPI1_NSS PF4/LCD_COM4 PF5/LCD_COM5 PF6/LCD_COM6 ...

Page 36

Pin description Table 5. High density and medium+ density STM8L15x pin description (continued) Pin number Pin name SSA/ REF DD3 SS3 (8) PA0 /[USART1_CK ...

Page 37

STM8L15xx8, STM8L15xR6 5 Memory and register map 5.1 Memory mapping The memory map is shown in Figure 9. Memory map 1. Refer to Table 9 for an overview of hardware register mapping, to registers, and to Table 10 Figure 9. ...

Page 38

Memory and register map Table 6. Flash and RAM boundary addresses Memory area RAM Flash program memory 5.2 Register map Table 7. Factory conversion registers Address Block 0x00 4910 - 0x00 4911 - 1. The VREFINT_Factory_CONV byte represents the 8 ...

Page 39

STM8L15xx8, STM8L15xR6 Table 8. I/O port hardware register map (continued) Address Block 0x00 500F 0x00 5010 0x00 5011 Port D 0x00 5012 0x00 5013 0x00 5014 0x00 5015 0x00 5016 Port E 0x00 5017 0x00 5018 0x00 5019 0x00 501A ...

Page 40

Memory and register map Table 9. General hardware register map Address Block 0x00 502E to 0x00 5049 0x00 5050 0x00 5051 0x00 5052 Flash 0x00 5053 0x00 5054 0x00 5055 to 0x00 506F 0x00 5070 0x00 5071 0x00 5072 to ...

Page 41

STM8L15xx8, STM8L15xR6 Table 9. General hardware register map (continued) Address Block 0x00 5083 DMA1 0x00 5084 0x00 5085 DMA1 0x00 5086 0x00 5087 0x00 5088 0x00 5089 0x00 508A 0x00 508B 0x00 508C DMA1 0x00 508D 0x00 508E 0x00 508F ...

Page 42

Memory and register map Table 9. General hardware register map (continued) Address Block 0x00 509D 0x00 509E SYSCFG 0x00 509F 0x00 50A0 0x00 50A1 0x00 50A2 ITC - EXTI 0x00 50A3 0x00 50A4 0x00 50A5 0x00 50A6 0x00 50A7 WFE ...

Page 43

STM8L15xx8, STM8L15xR6 Table 9. General hardware register map (continued) Address Block 0x00 50CA 0x00 50CB 0x00 50CC 0x00 50CD CLK 0x00 50CE 0x00 50CF 0x00 50D0 0x00 50D1 to 0x00 50D2 0x00 50D3 WWDG 0x00 50D4 0x00 50D5 to 00 ...

Page 44

Memory and register map Table 9. General hardware register map (continued) Address Block 0x00 5148 0x00 5149 0x00 514A RTC 0x00 514B 0x00 514C 0x00 514D 0x00 514E 0x00 514F 0x00 5150 0x00 5151 RTC 0x00 5152 0x00 5153 0x00 ...

Page 45

STM8L15xx8, STM8L15xR6 Table 9. General hardware register map (continued) Address Block 0x00 516A 0x00 516B RTC 0x00 516C 0x00 516D 0x00 516E to 0x00 518A 0x00 5190 CSSLSE 0x00 519A to 0x00 51FF 0x00 5200 0x00 5201 0x00 5202 0x00 ...

Page 46

Memory and register map Table 9. General hardware register map (continued) Address Block 0x00 521F to 0x00 522F 0x00 5230 0x00 5231 0x00 5232 0x00 5233 0x00 5234 0x00 5235 USART1 0x00 5236 0x00 5237 0x00 5238 0x00 5239 0x00 ...

Page 47

STM8L15xx8, STM8L15xR6 Table 9. General hardware register map (continued) Address Block 0x00 5262 0x00 5263 0x00 5264 TIM2 0x00 5265 0x00 5266 0x00 5267 to 0x00 527F 0x00 5280 0x00 5281 0x00 5282 0x00 5283 0x00 5284 0x00 5285 0x00 ...

Page 48

Memory and register map Table 9. General hardware register map (continued) Address Block 0x00 52B0 0x00 52B1 0x00 52B2 0x00 52B3 0x00 52B4 0x00 52B5 0x00 52B6 0x00 52B7 0x00 52B8 0x00 52B9 0x00 52BA 0x00 52BB 0x00 52BC 0x00 ...

Page 49

STM8L15xx8, STM8L15xR6 Table 9. General hardware register map (continued) Address Block 0x00 52D2 TIM1 0x00 52D3 0x00 52D4 to 0x00 52DF 0x00 52E0 0x00 52E1 0x00 52E2 0x00 52E3 0x00 52E4 TIM4 0x00 52E5 0x00 52E6 0x00 52E7 0x00 52E8 ...

Page 50

Memory and register map Table 9. General hardware register map (continued) Address Block 0x00 5310 0x00 5311 0x00 5312 0x00 5313 TIM5 0x00 5314 0x00 5315 0x00 5316 0x00 5317 to 0x00 533F 0x00 5340 0x00 5341 0x00 5342 0x00 ...

Page 51

STM8L15xx8, STM8L15xR6 Table 9. General hardware register map (continued) Address Block 0x00 5380 0x00 5381 0x00 5382 DAC 0x00 5383 0x00 5384 0x00 5385 0x00 5386 to 0x00 5387 0x00 5388 DAC 0x00 5389 0x00 538A to 0x00 538B 0x00 ...

Page 52

Memory and register map Table 9. General hardware register map (continued) Address Block 0x00 53A0 DAC 0x00 53A1 0x00 53A2 to 0x00 53AB 0x00 53AC 0x00 53AD 0x00 53A2 0x00 53A3 0x00 53A4 DAC 0x00 53A5 0x00 53A6 0x00 53A7 ...

Page 53

STM8L15xx8, STM8L15xR6 Table 9. General hardware register map (continued) Address Block 0x00 53C0 0x00 53C1 0x00 53C2 0x00 53C3 SPI2 0x00 53C4 0x00 53C5 0x00 53C6 0x00 53C7 0x00 53C8 to 0x00 53DF 0x00 53E0 0x00 53E1 0x00 53E2 0x00 ...

Page 54

Memory and register map Table 9. General hardware register map (continued) Address Block 0x00 53FB to 0x00 53FF 0x00 5400 0x00 5401 0x00 5402 0x00 5403 0x00 5404 LCD 0x00 5405 0x00 5406 0x00 5407 0x00 5408 0x00 5409 0x00 ...

Page 55

STM8L15xx8, STM8L15xR6 Table 9. General hardware register map (continued) Address Block 0x00 5421 LCD 0x00 5422 to 0x00 542E 0x00 542F LCD 0x00 5430 0x00 5431 0x00 5432 0x00 5433 0x00 5434 0x00 5435 0x00 5436 0x00 5437 RI 0x00 ...

Page 56

Memory and register map Table 10. CPU/SWIM/debug module/interrupt controller registers Address Block Register label 0x00 7F00 0x00 7F01 0x00 7F02 0x00 7F03 0x00 7F04 (1) 0x00 7F05 CPU 0x00 7F06 0x00 7F07 0x00 7F08 0x00 7F09 0x00 7F0A 0x00 7F0B ...

Page 57

STM8L15xx8, STM8L15xR6 Table 10. CPU/SWIM/debug module/interrupt controller registers (continued) Address Block Register label 0x00 7F90 DM_BK1RE 0x00 7F91 DM_BK1RH 0x00 7F92 DM_BK1RL 0x00 7F93 DM_BK2RE 0x00 7F94 DM_BK2RH 0x00 7F95 DM DM_BK2RL 0x00 7F96 0x00 7F97 0x00 7F98 DM_CSR1 0x00 ...

Page 58

Interrupt vector mapping 6 Interrupt vector mapping Table 11. Interrupt mapping IRQ Source Description No. block RESET Reset TRAP Software interrupt (2) 0 TLI External Top level Interrupt 1 FLASH EOP/WR_PG_DIS 2 DMA1 0/1 DMA1 channels 0/1 3 DMA1 2/3 ...

Page 59

STM8L15xx8, STM8L15xR6 Table 11. Interrupt mapping (continued) IRQ Source Description No. block TIM2/ Capture/Compare/USART 20 USART2 2 interrupt TIM3 Update /Overflow/Trigger/Break/ TIM3/ USART3 transmission 21 USART3 complete/transmit data register empty interrupt TIM3 Capture/Compare/ USART3 Receive register TIM3/ 22 data full/overrun/idle ...

Page 60

Option bytes 7 Option bytes Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated memory block. All option bytes can be modified in ICP mode (with ...

Page 61

STM8L15xx8, STM8L15xR6 Table 13. Option byte description Option byte no. ROP[7:0] Memory readout protection (ROP) OPT0 0xAA: Disable readout protection (write access via SWIM protocol) Refer to Readout protection section in the STM8L reference manual (RM0031). UBC[7:0] Size of the ...

Page 62

Option bytes Table 13. Option byte description (continued) Option byte no. BOR_ON: 0: Brownout reset off 1: Brownout reset on OPT5 BOR_TH[3:1]: Brownout reset thresholds. Refer to according to the value of BOR_TH bits. OPTBL[15:0]: This option is checked by ...

Page 63

STM8L15xx8, STM8L15xR6 8 Unique ID devices feature a 96-bit unique device identifier which provides a reference number that is unique for any device and in any context. The 96 bits of the identifier can never be altered by the user. ...

Page 64

Electrical parameters 9 Electrical parameters 9.1 Parameter conditions Unless otherwise specified, all voltages are referred to V 9.1.1 Minimum and maximum values Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply ...

Page 65

STM8L15xx8, STM8L15xR6 9.1.5 Pin input voltage The input voltage measurement on a pin of the device is described in Figure 11. Pin input voltage 9.2 Absolute maximum ratings Stresses above those listed as “absolute maximum ratings” may cause permanent damage ...

Page 66

Electrical parameters Table 16. Current characteristics Symbol I Total current into V VDD I Total current out of V VSS Output current sunk by IR_TIM pin (with high sink LED driver capability Output current sunk by any other ...

Page 67

STM8L15xx8, STM8L15xR6 9.3 Operating conditions Subject to general operating conditions for V 9.3.1 General operating conditions Table 18. General operating conditions Symbol Parameter System clock (1) f SYSCLK frequency Standard operating V DD voltage Analog operating V DDA voltage Power ...

Page 68

Electrical parameters 9.3.2 Embedded reset and power control block characteristics Table 19. Embedded reset and power control block characteristics Symbol Parameter V rise time rate DD t VDD V fall time rate DD t Reset release delay TEMP V Power-on ...

Page 69

STM8L15xx8, STM8L15xR6 Table 19. Embedded reset and power control block characteristics (continued) Symbol Parameter V PVD threshold 0 PVD0 V PVD threshold 1 PVD1 V PVD threshold 2 PVD2 V PVD threshold 3 PVD3 V PVD threshold 4 PVD4 V ...

Page 70

Electrical parameters Figure 12. Power supply thresholds 100 mV PVD hysteresis 100 mV V BOR hysteresis POR PDR PVD output BOR reset (NRST) BOR/PDR reset (NRST) POR/PDR reset (NRST) PVD BOR always active ...

Page 71

STM8L15xx8, STM8L15xR6 9.3.3 Supply current characteristics Total current consumption The MCU is placed under the following conditions: ● All I/O pins in input mode with a static value at V ● All peripherals are disabled except if explicitly mentioned. In ...

Page 72

Electrical parameters Table 20. Total current consumption in Run mode (continued) Para Symbol meter All peripherals OFF, code Supply executed current I DD(RUN) from Flash, in Run V from mode All peripherals OFF, ...

Page 73

STM8L15xx8, STM8L15xR6 Figure 13. Typical I 2 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 1.8 1. Typical current consumption measured with code executed from RAM. Figure 14. Typical I 4 3.5 3 2.5 2 1.5 1.8 2 ...

Page 74

Electrical parameters In the following table, data are based on characterization results, unless otherwise specified. Table 21. Total current consumption in Wait mode Symbol Parameter CPU not clocked, all peripherals OFF, code Supply executed from I current in RAM DD(Wait) ...

Page 75

STM8L15xx8, STM8L15xR6 Table 21. Total current consumption in Wait mode (continued) Symbol Parameter CPU not clocked, all peripherals OFF, Supply code I current in DD(Wait) executed from Wait mode Flash, V from All ...

Page 76

Electrical parameters Figure 15. Typical I 0.8 0.7 0.6 0.5 0.4 0.3 0.2 1.8 1. Typical current consumption measured with code executed from RAM. Figure 16. Typical I 0.8 0.7 0.6 0.5 0.4 0.3 0.2 1 Typical current ...

Page 77

STM8L15xx8, STM8L15xR6 In the following table, data are based on characterization results, unless otherwise specified. Table 22. Total current consumption and timing in Low power run mode at V 3.6 V Symbol Parameter Supply current in Low I DD(LPR) power ...

Page 78

Electrical parameters Figure 17. Typical I 0.02 0.015 0.01 0.005 0 1.8 78/126 vs. V (LSI clock source), all peripherals OFF DD(LPR 2.2 2.4 2.6 Doc ID 17943 Rev 4 STM8L15xx8, STM8L15xR6 2.8 3 3.2 3.4 25°C 85°C ...

Page 79

STM8L15xx8, STM8L15xR6 In the following table, data are based on characterization results, unless otherwise specified. Table 23. Total current consumption in Low power wait mode at V Symbol Parameter Supply current in I Low power wait DD(LPW) mode 1. No ...

Page 80

Electrical parameters Figure 18. Typical I 0.02 0.015 0.01 0.005 0 1.8 1. Typical current consumption measured with code executed from RAM. 80/126 vs. V (LSI clock source), all peripherals OFF DD(LPW 2.2 2.4 2.6 Doc ID 17943 ...

Page 81

STM8L15xx8, STM8L15xR6 In the following table, data are based on characterization results, unless otherwise specified. Table 24. Total current consumption and timing in Active-halt mode 1. 3 Symbol Parameter Supply current in I ...

Page 82

Electrical parameters Table 24. Total current consumption and timing in Active-halt mode 1. 3.6 V (continued) DD Symbol Parameter Supply current in I DD(AH) Active-halt mode Supply current during wakeup time from I DD(WUFAH) Active-halt ...

Page 83

STM8L15xx8, STM8L15xR6 7. RTC enabled. Clock source = LSE 8. Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after t 9. ULP=0 or ULP=1 and FWU=1 in the PWR_CSR2 ...

Page 84

Electrical parameters In the following table, data are based on characterization results, unless otherwise specified. Table 26. Total current consumption and timing in Halt mode at V Symbol Supply current in Halt mode I (Ultra low power ULP bit =1 ...

Page 85

STM8L15xx8, STM8L15xR6 Current consumption of on-chip peripherals Table 27. Peripheral current consumption Symbol I TIM1 supply current DD(TIM1) I TIM2 supply current DD(TIM2) I TIM3 supply current DD(TIM3) I TIM5 supply current DD(TIM5) I TIM4 timer supply current DD(TIM4) I ...

Page 86

Electrical parameters 5. Data based on a differential I measurement between DAC in reset configuration and continuous DAC conversion /2. Floating DAC output Data based on a differential I measurement between COMP1 or COMP2 in ...

Page 87

STM8L15xx8, STM8L15xR6 LSE external clock (LSEBYP=1 in CLK_ECKCR) The LSE is available on STM8L151xx and STM8L152xx devices only. Subject to general operating conditions for V Table 30. LSE external clock characteristics Symbol (1) External clock source frequency f LSE_ext (2) ...

Page 88

Electrical parameters Figure 21. HSE oscillator circuit diagram Resonator C L2 HSE oscillator critical g  2    mcrit R : Motional resistance (see crystal ...

Page 89

STM8L15xx8, STM8L15xR6 Figure 22. LSE oscillator circuit diagram Resonator C L2 Internal clock sources Subject to general operating conditions for V High speed internal RC oscillator (HSI) In the following ...

Page 90

Electrical parameters Figure 23. Typical HSI frequency vs. V Low speed internal RC oscillator (LSI) In the following table, data are based on characterization results, not tested in production. Table 34. LSI oscillator characteristics Symbol f Frequency LSI t LSI ...

Page 91

STM8L15xx8, STM8L15xR6 Figure 24. Typical LSI clock source frequency vs. V 0.04 0.038 0.036 0.034 0.032 0.03 1.8 9.3.5 Memory characteristics T = -40 to 125 °C unless otherwise specified. A Table 35. RAM and hardware registers Symbol V Data ...

Page 92

Electrical parameters Flash memory Table 36. Flash program and data EEPROM memory Symbol Parameter Operating voltage V DD (all modes, read/write/erase) Programming time for 1 or 128 bytes (block) erase/write cycles (on programmed byte) t prog Programming time for 1 ...

Page 93

STM8L15xx8, STM8L15xR6 9.3.6 I/O current injection characteristics As a general rule, current injection to the I/O pins, due to external voltage below V above V (for standard pins) should be avoided during normal product operation. However order to ...

Page 94

Electrical parameters Table 38. I/O static characteristics Symbol Parameter V Input low level voltage IL V Input high level voltage IH V Schmitt trigger voltage hysteresis hys I Input leakage current lkg R Weak pull-up equivalent resistor PU C I/O ...

Page 95

STM8L15xx8, STM8L15xR6 Figure 25. Typical V Figure 26. Typical V Figure 27. Typical pull-up resistance R and V vs. V (standard I/Os and V vs. V (true open drain I/Os vs ...

Page 96

Electrical parameters Figure 28. Typical pull-up current I Output driving current Subject to general operating conditions for V Table 39. Output driving current (high sink ports) I/O Symbol Type (1) V Output low level voltage for an I/O pin OL ...

Page 97

STM8L15xx8, STM8L15xR6 Table 40. Output driving current (true open drain ports) I/O Symbol Type (1) Output low level voltage for an I/O pin The I current sunk must always respect the absolute maximum rating specified in IO ...

Page 98

Electrical parameters Figure 33. Typical (high sink ports) NRST pin Subject to general operating conditions for V Table 42. NRST pin characteristics Symbol Parameter V NRST input low level voltage IL(NRST) V NRST input high ...

Page 99

STM8L15xx8, STM8L15xR6 Figure 35. Typical NRST pull-up resistance R Figure 36. Typical NRST pull-up current I The reset network shown in must ensure that the level on the NRST pin can go below the V Table 42. Otherwise the reset ...

Page 100

Electrical parameters 9.3.8 Communication interfaces SPI1 - Serial peripheral interface Unless otherwise specified, the parameters given in performed under ambient temperature, f conditions summarized in the input/output alternate function characteristics (NSS, SCK, MOSI, MISO). Table 43. SPI1 characteristics Symbol Parameter ...

Page 101

STM8L15xx8, STM8L15xR6 Figure 38. SPI1 timing diagram - slave mode and CPHA=0 NSS input t SU(NSS) CPHA= 0 CPOL=0 t w(SCKH) CPHA w(SCKL) CPOL=1 t a(SO) MISO OUT su(SI) MOSI I NPUT Figure 39. SPI1 ...

Page 102

Electrical parameters Figure 40. SPI1 timing diagram - master mode High NSS input CPHA= 0 CPOL=0 CPHA= 0 CPOL=1 CPHA=1 CPOL=0 CPHA=1 CPOL=1 t su(MI) MISO INP UT MOSI OUTUT 1. Measurement points are done at CMOS levels: 0.3V 102/126 ...

Page 103

STM8L15xx8, STM8L15xR6 Inter IC control interface Subject to general operating conditions for V 2 The STM8L I C interface (I2C1) meets the requirements of the Standard I protocol described in the following table with the restriction ...

Page 104

Electrical parameters Figure 41. Typical application with I 4.7k BUS SDA t f(SDA) SCL t h(STA) 1. Measurement points are done at CMOS levels: 0 104/126 2 C bus and timing diagram ...

Page 105

STM8L15xx8, STM8L15xR6 9.3.9 LCD controller (STM8L152xx only) In the following table, data are guaranteed by Design, not tested in production. Table 45. LCD characteristics Symbol V LCD V LCD0 V LCD1 V LCD2 V LCD3 V LCD4 V LCD5 V ...

Page 106

Electrical parameters 9.3.10 Embedded reference voltage In the following table, data are based on characterization results, not tested in production, unless otherwise specified. Table 46. Reference voltage characteristics Symbol Parameter Internal reference voltage I REFINT consumption ADC sampling time when ...

Page 107

STM8L15xx8, STM8L15xR6 9.3.11 Temperature sensor In the following table, data are based on characterization results, not tested in production, unless otherwise specified. Table 47. TS characteristics Symbol (1) V Sensor reference voltage at 90°C ±5 ° ...

Page 108

Electrical parameters In the following table, data are guaranteed by design, not tested in production. Table 49. Comparator 2 characteristics Symbol V Analog supply voltage DDA T Temperature range A V Comparator input voltage range IN Startup time after enable ...

Page 109

STM8L15xx8, STM8L15xR6 9.3.13 12-bit DAC characteristics In the following table, data are guaranteed by design, not tested in production. Table 50. DAC characteristics Symbol Parameter V Analog supply voltage DDA V Reference supply voltage REF+ Current consumption ...

Page 110

Electrical parameters In the following table, data based on characterization results, not tested in production. Table 51. DAC accuracy Symbol Parameter DNL Differential non linearity INL Integral non linearity (4) Offset Offset error Offset1 Offset error at Code 1 (6) ...

Page 111

STM8L15xx8, STM8L15xR6 9.3.14 12-bit ADC1 characteristics In the following table, data are guaranteed by design, not tested in production. Table 53. ADC1 characteristics Symbol Parameter V Analog supply voltage DDA Reference supply V REF+ voltage V Lower reference voltage REF- ...

Page 112

Electrical parameters Table 53. ADC1 characteristics (continued) Symbol Parameter t Sampling time S t 12-bit conversion time conv Wakeup time from OFF t WKUP state Time before a new (5) t IDLE conversion Internal reference t VREFINT voltage startup time ...

Page 113

STM8L15xx8, STM8L15xR6 In the following three tables, data are guaranteed by characterization result, not tested in production. Table 54. ADC1 accuracy with V Symbol DNL Differential non linearity INL Integral non linearity TUE Total unadjusted error Offset Offset error Gain ...

Page 114

Electrical parameters Figure 42. ADC1 accuracy characteristics [1LSB = IDEAL 4095 4094 4093 SSA Figure 43. Typical connection diagram using the ADC 1. Refer to Table 53 ...

Page 115

STM8L15xx8, STM8L15xR6 Figure 44. Power supply and reference decoupling (V Figure 45. Power supply and reference decoupling (V 1 µ µ µ Doc ID 17943 Rev 4 Electrical parameters ...

Page 116

Electrical parameters 9.3.15 EMC characteristics Susceptibility tests are performed on a sample basis during product characterization. Functional EMS (electromagnetic susceptibility) Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by ...

Page 117

STM8L15xx8, STM8L15xR6 Table 58. EMI data Symbol Parameter S Peak level EMI 1. Not tested in production. Absolute maximum ratings (electrical sensitivity) Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order ...

Page 118

Electrical parameters 9.4 Thermal characteristics The maximum chip junction temperature (T Table 18: General operating conditions on page The maximum chip-junction temperature, T the following equation: Where: is the maximum ambient temperature in C ● T Amax  is the ...

Page 119

STM8L15xx8, STM8L15xR6 10 Package characteristics 10.1 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status ...

Page 120

Package characteristics Figure 46. 80-pin low profile quad flat package ( mm) Table 62. 80-pin low profile quad flat package mechanical data Symbol ...

Page 121

STM8L15xx8, STM8L15xR6 Figure 47. LQFP64 – mm, 64 pin low-profile quad flat package outline 1. Drawing is not to scale. 2. Dimensions are in millimeters. Table 63. LQFP64 – mm, 64-pin low-profile quad flat ...

Page 122

Package characteristics Figure 49. LQFP48 – mm, 48-pin low-profile quad flat package outline Pin 1 identification Drawing is not to scale. ...

Page 123

STM8L15xx8, STM8L15xR6 Figure 51. UFQFPN48 mm, 0.5 mm pitch, package (1)(2)(3) outline 1. Drawing is not to scale. 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life. 3. There ...

Page 124

Ordering information scheme 11 Ordering information scheme Table 66. Ordering information scheme Example: Device family STM8 microcontroller Product type L = Low power Device subfamily 151: Devices without LCD 152: Devices with LCD Pin count pins R ...

Page 125

STM8L15xx8, STM8L15xR6 12 Revision history Table 67. Document revision history Date Revision 13-Sep-2010 20-Dec-2010 17-Jan-2011 11-Mar-2011 1 Initial release. Updated Section 9.3.3: Supply current characteristics Updated Section 9.3.2: Embedded reset and power control block characteristics. Updated Section 9.3.3: Supply current ...

Page 126

... Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...

Related keywords