w25q80bv Winbond Electronics Corp America, w25q80bv Datasheet
w25q80bv
Available stocks
Related parts for w25q80bv
w25q80bv Summary of contents
Page 1
... SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI Publication Release Date: March 26, 2009 - 1 - Preliminary - Revision A W25Q80BV ...
Page 2
... Erase/Program Suspend Status (SUS) 10.1.9 Security Register Lock Bits (LB3, LB2, LB1, LB0) 10.1.10 Quad Enable (QE) 10.1.11 Status Register Memory Protection (CMP = 0) 10.1.12 Status Register Memory Protection (CMP = 1) Table of Contents ............................................................................................................... 5 ................................................................................... 6 ........................................................................................ 6 ............................................................................................ 7 .................................................................................................. 7 ..................................................................................................................... 8 .................................................................................................................. 8 ............................................................................................................... 8 ..................................................................................................................... 8 ................................................................................................................ 8 ....................................................................................................... 10 ............................................................................................................. 10 .....................................................................................................10 ............................................................................................................10 ..........................................................................................................10 .......................................................................................................................10 ....................................................................................................... 11 .........................................................................................................11 ........................................................................................ 12 .......................................................................................................... 12 ..................................................................................................12 ....................................................................................12 ...........................................................................................12 ................................................................................................12 ...............................................................................................13 ..............................................................................13 ..............................................................................13 ............................................................................................................ W25Q80BV ...................................................... 6 .................................... 8 ..............................................................13 .................................................................15 .................................................................16 ...
Page 3
... Erase Security Registers (44h) 10.2.37 Program Security Registers (42h) 10.2.38 Read Security Registers (48h) 11. ELECTRICAL CHARACTERISTICS ................................................................................................................. 17 ..............................................................................17 ........................................................................19 .............................................................................................................21 .............................................................................................................22 ................................................................................................23 ...............................................................................................................25 ...............................................................................................................26 ...........................................................................................27 ..........................................................................................28 .................................................................................................29 ...............................................................................................31 ..............................................................................................33 .....................................................................................35 ................................................................................................37 .................................................................................38 .........................................................................................................39 ......................................................................................40 ...........................................................................................................41 ...................................................................................................42 ...................................................................................................43 .....................................................................................................44 .......................................................................................45 .......................................................................................46 ............................................................................................................47 ...........................................................................48 ...............................................................................50 ........................................................................................53 ......................................................................................................54 .........................................................................................55 ....................................................................................56 .........................................................................................57 .............................................................................................. W25Q80BV ........................................................18 ..............................................................20 ..................................................................21 .......................................23 ................................................................38 .................................................................51 ...............................................................52 Publication Release Date: March 26, 2009 Preliminary - Revision A ...
Page 4
... SOIC 150-mil (Package Code SN) 12.2 8-Pin SOIC 208-mil (Package Code SS) 12.3 8-Contact 6x5mm WSON (Package Code ZP) 12.4 16-Pin SOIC 300-mil (Package Code SF) 13. ORDERING INFORMATION 13.1 Valid Part Numbers and Top Side Marking 14. REVISION HISTORY ...................................................................................................................... 72 ................................................................................................ 58 .............................................................................................................. 58 .................................................................... 59 .............................................................................................. 60 ............................................................................................. 61 .............................................................................................. 62 ................................................................................. 63 ........................................................................................................... 64 .......................................................................................................... 65 ........................................................................... 65 ........................................................................... 66 .................................................................. 67 .......................................................................... 69 .......................................................................................................... 70 ........................................................................ W25Q80BV ...
Page 5
... Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q80BV has 256 erasable sectors and 16 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage ...
Page 6
... PIN CONFIGURATION SOIC 150 / 208-MIL Figure 1a. W25Q80BV Pin Assignments, 8-pin SOIC 150 / 208-mil (Package Code SN & SS) 4. PAD CONFIGURATION WSON 6X5-MM Figure 1b. W25Q80BV Pad Assignments, 8-pad WSON 6x5-mm(Package Code ZP) 5. PIN DESCRIPTION SOIC 150/208-MIL, AND WSON 6X5-MM PIN NO. PIN NAME ...
Page 7
... PIN CONFIGURATION SOIC 300-MIL Figure 1c. W25Q80BV Pin Assignments, 16-pin SOIC 300-mil (Package Code SF) 7. PIN DESCRIPTION SOIC 300-MIL PAD NO. PAD NAME 1 /HOLD (IO3) 2 VCC 3 N/C 4 N/C 5 N/C 6 N (IO1) 9 /WP (IO2) 10 GND 11 N/C 12 N/C 13 N (IO0) 16 CLK *1 IO0 and IO1 are used for Standard and Dual SPI instructions *2 IO0 – ...
Page 8
... Package Types W25Q80BV is offered in an 8-pin plastic 150-mil or 208-mil width SOIC (package code SN & SS) and 6x5-mm WSON (package code ZP) as shown in figure 1a, and 1b, respectively. The W25Q80BV is also offered in a 16-pin plastic 300-mil width SOIC (package code SF) as shown in figure 1c. Package diagrams and dimensions are illustrated at the end of this datasheet. ...
Page 9
... SPI /CS /CS Command & Command & Control Logic Control Logic DI ( ( Figure 2. W25Q80BV Serial Flash Memory Block Diagram xxFFFFh xxFFFFh • • xxF0FFh xxF0FFh xxEFFFh xxEFFFh • • xxE0FFh xxE0FFh xxDFFFh xxDFFFh • • xxD0FFh xxD0FFh ...
Page 10
... Dual SPI Instructions The W25Q80BV supports Dual SPI operation when using the “Fast Read Dual Output (3Bh)” and “Fast Read Dual I/O (BBh)” instructions. These instructions allow data to be transferred to or from the device at two to three times the rate of ordinary Serial Flash devices. The Dual SPI Read instructions are ideal for quickly downloading code to RAM upon power-up (code-shadowing) or for executing non-speed-critical code directly from the SPI bus (XIP) ...
Page 11
... One Time Program (OTP) write protection * Note: This feature is available upon special order. Please contact Winbond for details. Upon power- power-down, the W25Q80BV will maintain a reset condition while VCC is below the threshold value (See Power-up Timing and Voltage Levels and Figure 37). While reset, all WI operations are disabled and no instructions are recognized ...
Page 12
... The non-volatile Sector/Block Protect bit (SEC) controls if the Block Protect Bits (BP2, BP1, BP0) protect either 4KB Sectors (SEC=1) or 64KB Blocks (SEC=0) in the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The default setting is SEC= W25Q80BV , ...
Page 13
... When /WP pin is high the Status register is unlocked and can be written to after a Write Enable instruction, WEL=1. Status Register is protected and can not be written to again until the next power-down, power-up cycle. Status Register is permanently protected and can not be (2) written to. Publication Release Date: March 26, 2009 - 13 - W25Q80BV (1) Preliminary - Revision A ...
Page 14
... Figure 3a. Status Register-1 S15 S15 S14 S14 S13 S13 SUS SUS CMP CMP LB3 LB3 (non-volatile) (non-volatile) (non-volatile) (non-volatile) (non-volatile) (non-volatile ) Figure 3b. Status Register W25Q80BV BP2 BP2 BP1 BP1 BP0 BP0 WEL BUSY WEL BUSY S12 S12 S11 ...
Page 15
... X Note don’t care W25Q80BV (8M-BIT) MEMORY PROTECTION BLOCK(S) ADDRESSES NONE NONE 15 0F0000h – 0FFFFFh 14 and 15 0E0000h – 0FFFFFh 12 thru 15 0C0000h – 0FFFFFh 8 thru 15 080000h – 0FFFFFh 0 000000h – 00FFFFh 0 and 1 000000h – 01FFFFh 0 thru 3 000000h – ...
Page 16
... X Note don’t care W25Q80BV (8M-BIT) MEMORY PROTECTION BLOCK(S) ADDRESSES 0 thru 15 000000h – 0FFFFFh 0 thru 14 000000h – 0EFFFFh 0 thru 13 000000h – 0DFFFFh 0 thru 11 000000h – 0BFFFFh 0 thru 7 000000h – 07FFFFh 1 thru 15 010000h – 0FFFFFh 2 thru 15 020000h – ...
Page 17
... INSTRUCTIONS The instruction set of the W25Q80BV consists of thirty four basic instructions that are fully controlled through the SPI bus (see Instruction Set table1-3). Instructions are initiated with the falling edge of Chip Select (/CS). The first byte of data clocked into the DI input provides the instruction code. Data on the DI input is sampled on the rising edge of clock with most significant bit (MSB) first ...
Page 18
... S7–S0 S15-S8 A23–A16 A15–A8 A23–A16 A15–A8 A23–A16 A15–A8 A23–A16 A15–A8 A23–A16 A15–A8 FFh - 18 - W25Q80BV (1) BYTE 4 BYTE 5 BYTE 6 A7–A0 D7–D0 (3) A7–A0 D7–D0, … A7–A0 A7–A0 A7–A0 ...
Page 19
... A23-A0, M7-M0 (D7-D0, …) (4) xxxxxx, W6-W4 Set Burst with Wrap Input IO0 = W4, x IO1 = W5, x IO2 = IO3 = Publication Release Date: March 26, 2009 - 19 - W25Q80BV BYTE 4 BYTE 5 BYTE 6 A7-A0 (D7-D0) A7-A0 dummy (D7-D0) A7-A0 dummy (D7-D0, …) A7-A0 dummy (D7-D0, … ...
Page 20
... A23-A8 A7-A0, M[7:0] A23-A0, M[7:0] xxxx, (MF[7:0], ID[7:0]) (MF7-MF0) (ID15-ID8) Manufacturer Memory Type dummy dummy A23–A16 A15–A8 A23–A16 A15–A8 A23–A16 A15– W25Q80BV BYTE 4 BYTE 5 (1) dummy (ID7-ID0) 00h (MF7-MF0) (ID7-ID0) (MF[7:0], ID[7:0]) (MF[7:0], ID[7:0], …) (ID7-ID0) Capacity dummy dummy (ID63-ID0) A7–A0 A7–A0 D7-D0 A7– ...
Page 21
... Volatile Status Register instruction (Figure 5) will not set the Write Enable Latch (WEL) bit only valid for the Write Status Register instruction to change the volatile Status Register bit values. Figure 5. Write Enable for Volatile Status Register Instruction Sequence Diagram Figure 4. Write Enable Instruction Sequence Diagram Instruction (50h W25Q80BV Publication Release Date: March 26, 2009 Preliminary - Revision A ...
Page 22
... Write Status Register, Erase/Program Security Registers, Page Program, Quad Page Program, Sector Erase, Block Erase and Chip Erase instructions. Write Disable instruction can also be used to invalidate the Write Enable for Volatile Status Register instruction. Figure 6. Write Disable Instruction Sequence Diagram - 22 - W25Q80BV ...
Page 23
... However, SRP1 and LB3, LB2, LB1, LB0 can not be changed from “1” to “0” because of the OTP protection for these bits. Upon power off, the volatile Status Register bit values will be lost, and the non- volatile Status Register bit values will be restored when power on again. Publication Release Date: March 26, 2009 - 23 - W25Q80BV Preliminary - Revision A ...
Page 24
... Please refer to 10.1 for detailed Status Register Bit descriptions. Factory default for all status Register bits are 0. Figure 8. Write Status Register Instruction Sequence Diagram W Status Register 2 Status Register 2 Status Register 2 Status Register 1 Status Register W25Q80BV (See AC Characteristics). (See AC SHSL2 ...
Page 25
... Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Data instruction allows clock rates from D. maximum of f (see AC Electrical Characteristics). Figure 9. Read Data Instruction Sequence Diagram - 25 - W25Q80BV Publication Release Date: March 26, 2009 Preliminary - Revision A R ...
Page 26
... The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DO pin is a “don’t care”. Figure 10. Fast Read Instruction Sequence Diagram - 26 - W25Q80BV ...
Page 27
... The input data during the dummy clocks is “don’t care”. However, the IO out clock. Figure 11. Fast Read Dual Output Instruction Sequence Diagram and IO . This allows data to be transferred from the W25Q80BV pin should be high-impedance prior to the falling edge of the first data 0 ...
Page 28
... IO be executed before the device will accept the Fast Read Quad Output Instruction (Status Register bit QE must equal 1). The Fast Read Quad Output Instruction allows data to be transferred from the W25Q80BV at four times the rate of standard SPI devices. ...
Page 29
... A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before issuing normal instructions (See 10.2.20 for detail descriptions). Figure 13a. Fast Read Dual I/O Instruction Sequence (Initial instruction or previous M5-4 10) Publication Release Date: March 26, 2009 - 29 - W25Q80BV Preliminary - Revision A ...
Page 30
... Figure 13b. Fast Read Dual I/O Instruction Sequence (Previous instruction set M5 W25Q80BV ...
Page 31
... Figure 14a. Fast Read Quad I/O Instruction Sequence (Initial instruction or previous M5 The Quad I/O dramatically reduces instruction overhead . Publication Release Date: March 26, 2009 - 31 - W25Q80BV and IO and four Dummy 2 3 Byte 1 Byte 1 Byte 2 Byte 2 ...
Page 32
... The “Set Burst with Wrap” instruction allows three “Wrap Bits”, W6 set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-5 are used to specify the length of the wrap around section within a page. See 10.2.18 for detail descriptions W25Q80BV ...
Page 33
... Byte 1 Byte 1 Byte 2 Byte 2 Publication Release Date: March 26, 2009 - 33 - W25Q80BV ...
Page 34
... Byte 3 Byte 3 Byte 1 Byte 1 Byte 2 Byte W25Q80BV ...
Page 35
... Byte 2 Byte 2 Byte 3 Byte 3 Byte 1 Byte 1 Publication Release Date: March 26, 2009 - 35 - W25Q80BV ...
Page 36
... Byte 1 Byte 1 Byte 2 Byte 2 Byte 3 Byte W25Q80BV Byte 4 Byte 4 ...
Page 37
... Wrap instruction should be issued to set The default value of W4 upon power the case of a system Reset while recommended that the controller issues a Set Burst with Wrap instruction to reset prior to any normal Read instructions since W25Q80BV does not have a hardware Reset Pin. ...
Page 38
... Figure 18. Continuous Read Mode Reset for Fast Read Dual/Quad I/O Since W25Q80BV does not have a hardware Reset pin the controller resets while W25Q80BV is set to Continuous Mode Read, the W25Q80BV will not recognize any initial standard SPI instructions from the controller. To address this possibility recommended to issue a Continuous Read Mode Reset instruction as the first instruction after a system Reset ...
Page 39
... After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits. Figure 19. Page Program Instruction Sequence Diagram Publication Release Date: March 26, 2009 - 39 - W25Q80BV Preliminary - Revision A ...
Page 40
... All other functions of Quad Page Program are identical to standard Page Program. The Quad Page Program instruction sequence is shown in figure 20. Figure 20. Quad Input Page Program Instruction Sequence Diagram , and IO . The Quad Page Program can W25Q80BV ...
Page 41
... Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory Protection table). Figure 21. Sector Erase Instruction Sequence Diagram (See AC Characteristics). While the Sector Erase SE Publication Release Date: March 26, 2009 - 41 - W25Q80BV Preliminary - Revision A ...
Page 42
... Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory Protection table). Figure 22. 32KB Block Erase Instruction Sequence Diagram 1 (See AC Characteristics). While the Block Erase W25Q80BV ...
Page 43
... Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory Protection table). Figure 23. 64KB Block Erase Instruction Sequence Diagram (See AC Characteristics). While the Block Erase cycle BE Publication Release Date: March 26, 2009 - 43 - W25Q80BV Preliminary - Revision A ...
Page 44
... Status Register is cleared to 0. The Chip Erase instruction will not be executed if any page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory Protection table). (See AC Characteristics). While the Chip Erase cycle is in progress, CE Figure 24. Chip Erase Instruction Sequence Diagram - 44 - W25Q80BV ...
Page 45
... It is recommended for the user to implement system design techniques against the accidental power interruption and preserve data integrity during erase/program suspend state. Figure 25. Erase/Program Suspend Instruction Sequence Publication Release Date: March 26, 2009 - 45 - W25Q80BV Preliminary - Revision A ...
Page 46
... Resume instructions will be ignored unless an Erase/Program Suspend operation is active. The Erase/Program Resume instruction sequence is shown in figure 26. Resume instruction is ignored if the previous Erase/Program Suspend operation was interrupted by unexpected power off. Figure 26. Erase/Program Resume Instruction Sequence - 46 - W25Q80BV ...
Page 47
... Ignoring all but one instruction makes the Power Down state a useful condition for securing maximum write protection. The device always powers-up in the normal operation with the standby current of ICC1. Figure 27. Deep Power-down Instruction Sequence Diagram Publication Release Date: March 26, 2009 - 47 - W25Q80BV Preliminary - Revision A ...
Page 48
... The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in figure 28a. The Device ID values for the W25Q80BV is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The instruction is completed by driving /CS high. ...
Page 49
... Figure 28b. Release Power-down / Device ID Instruction Sequence Diagram - 49 - W25Q80BV Publication Release Date: March 26, 2009 Preliminary - Revision A ...
Page 50
... Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in figure 29. The Device ID values for the W25Q80BV is listed in Manufacturer and Device Identification table. If the 24-bit address is initially set to 000001h the Device ID will be read first and then followed by the Manufacturer ID ...
Page 51
... CLK with most significant bits (MSB) first as shown in figure 30. The Device ID values for the W25Q80BV is listed in Manufacturer and Device Identification table. If the 24-bit address is initially set to 000001h the Device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other ...
Page 52
... ID are shifted out four bits per clock on the falling edge of CLK with most significant bit (MSB) first as shown in figure 31. The Device ID values for the W25Q80BV is listed in Manufacturer and Device Identification table. If the 24-bit address is initially set to 000001h the Device ID will be read first and then followed by the Manufacturer ID ...
Page 53
... Read Unique ID Number (4Bh) The Read Unique ID Number instruction accesses a factory-set read-only 64-bit number that is unique to each W25Q80BV device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...
Page 54
... Read JEDEC ID (9Fh) For compatibility reasons, the W25Q80BV provides several instructions to electronically determine the identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI compatible serial memories that was adopted in 2003. The instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...
Page 55
... Erase Security Registers (44h) The W25Q80BV offers four 256-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array. The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable instruction must be executed before the device will accept the Erase Security Register Instruction (Status Register bit WEL must equal 1) ...
Page 56
... Instruction (42h) Figure 35. Program Security Registers Instruction Sequence A23-16 A15-12 00h 00h 00h 00h W25Q80BV A11-8 A7 Byte Address Byte Address Byte Address Byte Address ...
Page 57
... Figure 36. Read Security Registers Instruction Sequence A23-16 A15-12 00h 00h 00h 00h Publication Release Date: March 26, 2009 - 57 - W25Q80BV A11-8 A7 Byte Address Byte Address Byte Address Byte Address Preliminary - Revision A ...
Page 58
... Electrostatic Discharge Voltage Notes: 1. Specification for W25Q80BV is preliminary. See preliminary designation at the end of this document. 2. This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. ...
Page 59
... Time Delay Before Write Instruction Write Inhibit Threshold Voltage Note: 1. These parameters are characterized only. Symbol MIN t (1) VSL t (1) PUW V 1.0 (1) WI Figure 37. Power-up Timing and Voltage Levels - 59 - W25Q80BV spec Unit MAX 10 µ 2.0 Publication Release Date: March 26, 2009 Preliminary - Revision A V ...
Page 60
... C = 0.1 VCC / 0.9 VCC DO = Open C = 0.1 VCC / 0.9 VCC DO = Open C = 0.1 VCC / 0.9 VCC DO = Open C = 0.1 VCC / 0.9 VCC DO = Open /CS = VCC /CS = VCC /CS = VCC /CS = VCC –0.5 VCC x 0 100 µ –100 µA VCC – 0 W25Q80BV SPEC UNIT TYP MAX ±2 µA ±2 µ µ µA 4/5/6 6/7.5/9 mA 6/7/8 9/10 ...
Page 61
... Note: 1. Output Hi-Z is defined as the point where data out is no longer driven. SYMBOL Figure 38. AC Measurement I/O Waveform Publication Release Date: March 26, 2009 - 61 - W25Q80BV SPEC UNIT MIN MAX 0.2 VCC to 0.8 VCC V 0.3 VCC to 0.7 VCC V 0.5 VCC to 0.5 VCC V Preliminary - Revision A ...
Page 62
... SHSL CSH SHSL 2 CSH ( SHQZ DIS CLQV CLQV CLQX HLCH - 62 - W25Q80BV SPEC UNIT MAX 80 MHz 104 MHz 50 MHz ns ns V/ Continued – next page ...
Page 63
... SUS BP1 (4) t BP2 (typical) and BPN BP1 + BP2 * N Publication Release Date: March 26, 2009 - 63 - W25Q80BV SPEC UNIT TYP MAX µs 3 µs 1.8 µs 20 µ µs 2.5 12 µs 0.7 3 ...
Page 64
... Serial Output Timing 11.9 Input Timing 11.10 Hold Timing - 64 - W25Q80BV ...
Page 65
... BSC 0.71 1.27 0.015 o --- --- 0.10 --- - 65 - W25Q80BV INCHES TYP. MAX 0.063 0.068 --- 0.009 0.057 --- 0.016 0.020 0.008 0.0098 0.191 0.195 0.236 0.244 0.154 0.157 0.050 BSC 0.028 0.050 o --- 8 o --- 0.004 Publication Release Date: March 26, 2009 Preliminary - Revision A ...
Page 66
... Formed leads shall be planar with respect to one another within .0004 inches at the seating plane. MILLIMETERS INCHES MIN MAX MIN 1.75 2.16 0.069 0.05 0.25 0.002 1.70 1.91 0.067 0.35 0.48 0.014 0.19 0.25 0.007 5.18 5.38 0.204 7.70 8.10 0.303 5.18 5.38 0.204 1.27 BSC 0.050 BSC 0.50 0.80 0.020 --- 0.10 --- - 66 - W25Q80BV MAX 0.085 0.010 0.075 0.019 0.010 0.212 0.319 0.212 0.031 8 o 0.004 ...
Page 67
... BSC 0.20 0.0080 0.50 0.60 0.75 0.0197 - 67 - W25Q80BV INCHES MIN TYP. MAX 0.0295 0.0315 0.0008 0.0019 0.0126 0.0080 0.0098 0.0157 0.0190 0.2360 0.2400 0.1338 0.1377 0.1970 0.2010 0.1692 0.1732 0.0500 BSC 0.0236 0.0295 Publication Release Date: March 26, 2009 Preliminary - Revision A ...
Page 68
... Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package. 4. The metal pad area on the bottom center of the package is connected to the device ground (GND pin). Avoid placement of exposed PCB vias under the pad. INCHES T YP. MAX MIN 3.40 0.13 8 4.30 0.16 2 6.00 0.23 0 0.50 0.01 6 0.75 0. W25Q80BV TYP. MAX ...
Page 69
... Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package. MILLIMETERS MIN MAX MIN 2.36 2.64 0.093 0.10 0.30 0.004 0.33 0.51 0.013 0.18 0.28 0.007 10.08 10.49 0.397 10.01 10.64 0.394 (3) 7.39 7.59 0.291 1.27 BSC 0.39 1.27 0.015 --- 0.076 - 69 - W25Q80BV INCHES MAX 0.104 0.012 0.020 0.011 0.413 0.419 0.299 0.050 BSC 0.050 --- 0.003 Publication Release Date: March 26, 2009 Preliminary - Revision A ...
Page 70
... Standard bulk shipments are in Tube (shape E). Please specify alternate packing method, such as Tape and Reel (shape T) or Tray (shape S), when placing orders. 2b. For shipments with OTP feature enabled, please specify when placing orders. (1) W 25Q xxx 8-pin SOIC 208-mil ZP = 8-pad WSON 6x5- W25Q80BV ( ...
Page 71
... Valid Part Numbers and Top Side Marking The following table provides the valid part numbers for the W25Q80BV SpiFlash Memory. Please contact Winbond for specific availability by density and package type. Winbond SpiFlash memories use an 11- digit Product Number for ordering. However, due to limited space, the Top Side Marking on all packages use an abbreviated 9-digit number ...
Page 72
... Winbond customers using or selling these products for use in such applications their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales. PAGE New Create Preliminary Important Notice - 72 - W25Q80BV DESCRIPTION ranteed. Winbond ...