W6810IW Nuvoton Technology Corporation of America, W6810IW Datasheet
W6810IW
Specifications of W6810IW
Available stocks
Related parts for W6810IW
W6810IW Summary of contents
Page 1
W6810 SINGLE-CHANNEL VOICEBAND CODEC Data Sheet Publication Release Date: July, 2006 - 1 - Revision A13 ...
Page 2
GENERAL DESCRIPTION The W6810 is a general-purpose single channel PCM CODEC with pin-selectable μ-Law or A-Law companding. The device is compliant with the ITU G.712 specification. It operates off of a single +5V power supply and is available in ...
Page 3
BLOCK DIAGRAM BCLKR BCLKR FSR PCMR BCLKT BCLKT BCLKT FST PCMT Pre - Scaler Pre - scaler MCLK MCLK 256 kHz, 256 kHz, 512 kHz, 512 kHz, 1536 kHz, 1536 kHz, 1544 kHz, 1544 kHz, 2048 kHz, 2048 kHz, ...
Page 4
TABLE OF CONTENTS 1. GENERAL DESCRIPTION.................................................................................................................. 2 2. FEATURES ......................................................................................................................................... 2 3. BLOCK DIAGRAM .............................................................................................................................. 3 4. TABLE OF CONTENTS ...................................................................................................................... 4 5. PIN CONFIGURATION ....................................................................................................................... 6 6. PIN DESCRIPTION ............................................................................................................................. 7 7. FUNCTIONAL DESCRIPTION............................................................................................................ 8 7.1. Transmit Path ...
Page 5
TSSOP - 4.4X6.5mm .......................................................................................................... 31 12.2. 20L SOG (SOP)-300mil ............................................................................................................. 32 12.3. 20L SSOP-209 mil ..................................................................................................................... 33 12.4. 20L PDIP.................................................................................................................................... 34 13. ORDERING INFORMATION........................................................................................................... 35 14. VERSION HISTORY ....................................................................................................................... 36 Publication Release Date: July, 2006 - 5 - ...
Page 6
PIN CONFIGURATION V V REF PAI PAO- PAO FSR FSR PCMR BCLKR BCLKR PUI SINGLE SINGLE 5 5 CHANNEL CHANNEL 6 6 CODEC ...
Page 7
PIN DESCRIPTION Pin Pin Functionality Name No This pin is used to bypass the on-chip 2.5V voltage reference. It needs to be decoupled to V REF through a 0.1 μF ceramic decoupling capacitor. No external loads should ...
Page 8
FUNCTIONAL DESCRIPTION W6810 is a single-rail, single channel PCM CODEC for voiceband applications. The CODEC complies with the specifications of the ITU-T G.712 recommendation. The CODEC also includes a complete μ- Law and A-Law compander. The μ-Law and A-Law ...
Page 9
AI+ (Pin When the input amplifier is powered down, the input signal AI- needs to be referenced to the analog ground voltage The output ...
Page 10
P M OWER ANAGEMENT 7.3.1. Analog and Digital Supply The power supply for the analog and digital parts of the W6810 must be 5V +/- 10%. This supply voltage is connected to the V DD ceramic capacitor. 7.3.2. Analog ...
Page 11
Long Frame Sync The Long Frame Sync or Short Frame Sync interface mode can be selected by connecting the BCLKR or BCLKT pin kHz to 4.096 MHz clock and connecting the FSR or FST pin to ...
Page 12
Interchip Digital Link (IDL) The IDL interface mode is selected when the BCLKR pin is connected to V sync cycles. It can be used as a 2B+D timing interface in an ISDN application. The IDL interface consists of 4 ...
Page 13
TIMING DIAGRAMS T T FTRHM FTRSM MCLK FST T T FTRH FTRS BCLKT FDTD PCMT D7 D6 MSB FSR T T FRRH FRRS BCLKR PCMR D7 D6 MSB T DRS T T ...
Page 14
SYMBOL DESCRIPTION 1/T FST, FSR Frequency FS T FST / FSR Minimum Low Width FSL 1/T BCLKT, BCLKR Frequency BCK T BCLKT, BCLKR High Pulse Width BCKH T BCLKT, BCLKR Low Pulse Width BCKL T BCLKT 0 Falling Edge to ...
Page 15
FTRHM FTRSM MCKH MCLK T FTFH T FTFS FST T T FTRS FTRH BCLKT - BDTD PCMT D7 D6 MSB T FRFH T FRFS FSR T T FRRS FRRH BCLKR - ...
Page 16
SYMBOL DESCRIPTION 1/T FST, FSR Frequency FS 1/T BCLKT, BCLKR Frequency BCK T BCLKT, BCLKR High Pulse Width BCKH T BCLKT, BCLKR Low Pulse Width BCKL T BCLKT –1 Falling Edge to FST Rising Edge Hold FTRH Time T FST ...
Page 17
FST T FSFH T T FSRH FSRS BCLKT - BDTD PCMT MSB T T DRS PCMR MSB BCH ...
Page 18
FST T FSFH T T FSRH FSRS BCLKT ...
Page 19
SYMBOL DESCRIPTION 1/T Master Clock Frequency MCK T / MCLK Duty Cycle for 256 kHz MCKH T Operation MCK T Minimum Pulse Width High for MCKH MCLK(512 kHz or Higher) T Minimum Pulse Width Low for MCLK MCKL (512 kHz ...
Page 20
ABSOLUTE MAXIMUM RATINGS 9. BSOLUTE AXIMUM Condition Junction temperature Storage temperature range Voltage Applied to any pin Voltage applied to any pin (Input current limited to +/-20 mA Stresses above those ...
Page 21
ELECTRICAL CHARACTERISTICS 10. ENERAL ARAMETERS Symbol Parameters V Input Low Voltage IL V Input High Voltage IH V PCMT Output Low Voltage OL V PCMT Output High Voltage OH V Current (Operating) - ADC + DAC I ...
Page 22
NALOG IGNAL EVEL AND =5V ±10 =0V; T =-40°C to +85°C; all analog signals referred MCLK=BCLK= 2.048MHz; FST=FSR=8kHz synchronous operation PARAMETER SYM. Absolute L 0 dBm0 = 0dBm @ ...
Page 23
A D NALOG ISTORTION AND =5V ±10 =0V MCLK=BCLK= 2.048MHz; FST=FSR=8kHz synchronous operation PARAMETER SYM. Total Distortion vs. D LTμ Level Tone (1020 Hz, μ-Law, C-Message Weighted) Total Distortion vs. D LTA Level Tone ...
Page 24
A I NALOG NPUT AND =5V ±10 =0V PARAMETER AI Input Offset Voltage AI Input Current AI Input Resistance AI Input Capacitance AI Common Mode Input Voltage Range AI Common Mode Rejection Ratio AI ...
Page 25
PARAMETER PO Output Current PO Output Resistance PO Differential Gain PO Differential Signal to Distortion C-Message weighted PO Power Supply Rejection Ratio ( kHz Differential out) SYM. CONDITION 0.5 ≤AO,RO-≤ -0.5 OUTPO ...
Page 26
D I/O IGITAL 10.5.1. μ-Law Encode Decode Characteristics Normalized Encode Decision D7 D6 Levels Sign Chord 8159 1 0 7903 : 4319 1 0 4063 : 2143 1 0 2015 : 1055 1 0 991 : 511 1 0 ...
Page 27
A-Law Encode Decode Characteristics Normalized Encode D7 D6 Decision Sign Chord Levels 4096 1 0 3968 : 2048 1 0 2048 : 1088 1 0 1024 : 544 1 0 512 : 272 1 0 256 : 136 1 ...
Page 28
PCM Codes for Zero and Full Scale Level Sign bit Chord bits (D7) (D6,D5,D4) + Full Scale 1 + Zero 1 - Zero 0 - Full Scale 0 10.5.4. PCM Codes for 0dBm0 Output Sample Sign bit Chord bits ...
Page 29
TYPICAL APPLICATION CIRCUIT 1 DIFFERENTIAL AUDIO IN + 1.0 uF 0. DIFFERENTIAL AUDIO OUT RL > 150 + Figure 11.1 Typical circuit for Differential Analog I/O’s 1.0 uF AUDIO IN 1.0 uF 0.01 ...
Page 30
ELECTRET MICROPHONE 0.01 uF 0.1 uF 27K 1.5K SPEAKER 27K 1.0 uF 600 0.01 uF TRANSFORMER 0.1 uF 600 OHM 1:1 Figure 11.4 Transformer Interface Circuit in GCI mode VDD ...
Page 31
PACKAGE SPECIFICATION 12.1. 20L TSSOP - 4.4X6.5 PLASTIC THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) DIMENSIONS SYMBOL MIN 0.05 A2 0. 6. 0.09 0 0º Y ...
Page 32
SOG (SOP)-300 SMALL OUTLINE PACKAGE (SAME AS SOG & SOIC) DIMENSIONS SEATING SYMBOL MIL ...
Page 33
SSOP-209 MIL SHRINK SMALL OUTLINE PACKAGE SEATING PLANE Y e SYMBOL MIN 0.05 A2 1.65 b 0.22 c 0.09 D 6.90 E 5. 0.55 ...
Page 34
PDIP PLASTIC DUAL INLINE PACKAGE DIMENSIONS DIMENSION (MM) SYMBOL MIN 0. 3918 2 B 0. ...
Page 35
... Plastic Thin Small Outline Package (TSSOP) Type 20-Lead Plastic Small Outline Package (SOG/SOP 20-Lead Plastic Small Outline Package (SSOP 20-Lead Plastic Dual Inline Package (PDIP) Part Number W6810IW W6810IS W6810IR W6810IE W6810IWG W6810ISG W6810IRG W6810IEG - 35 - W6810 Publication Release Date: July, 2006 Revision A13 ...
Page 36
VERSION HISTORY VERSION DATE PAGE A9 Oct, 2002 A10 April 2005 A11 July 2005 9, 10 11, 12 29, 30 A12 September, 29, 30 2005 A13 July, 2006 29, 30 First Release 37 Add Important Notice 2 Added reference ...
Page 37
Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other ...