WM8522 Wolfson Microelectronics plc, WM8522 Datasheet
WM8522
Available stocks
Related parts for WM8522
WM8522 Summary of contents
Page 1
... DAC with 1.7Vrms Line Driver DESCRIPTION The WM8522 is a multi-channel audio DAC ideal for DVD and surround sound processing applications for home hi-fi, automotive and other audio visual equipment. Three stereo 24-bit multi-bit sigma delta DACs are used with oversampling digital interpolation filters. Digital audio input word lengths from 16-32 bits and sampling rates from 8kHz to 192kHz are supported ...
Page 2
... WM8522 DESCRIPTION ....................................................................................................... 1 FEATURES............................................................................................................. 1 APPLICATIONS ..................................................................................................... 1 BLOCK DIAGRAM ................................................................................................. 1 TABLE OF CONTENTS ......................................................................................... 2 PIN CONFIGURATION 28 LEAD SSOP ............................................................... 3 ORDERING INFORMATION .................................................................................. 3 PIN DESCRIPTION – 28 LEAD SSOP ................................................................... 4 ABSOLUTE MAXIMUM RATINGS ......................................................................... 5 RECOMMENDED OPERATING CONDITIONS ..................................................... 6 ELECTRICAL CHARACTERISTICS ...................................................................... 6 TERMINOLOGY ............................................................................................................ 7 MASTER CLOCK TIMING ............................................................................................. 7 DIGITAL AUDIO INTERFACE – MASTER MODE ......................................................... 8 DIGITAL AUDIO INTERFACE – SLAVE MODE ............................................................ 9 MPU INTERFACE TIMING ...
Page 3
... ORDERING INFORMATION TEMPERATURE DEVICE RANGE o WM8522GEDS/V - WM8522GEDS/RV -40 to +85 C Note: Reel quantity = 2,000 w MOISTURE PACKAGE SENSITIVITY LEVEL 28-lead SSOP MSL3 (Pb-free) 28-lead SSOP MSL3 (Pb-free, tape and reel) WM8522 PEAK SOLDERING TEMPERATURE 260°C 260°C PD, Rev 4.1, July 2009 3 ...
Page 4
... WM8522 PIN DESCRIPTION – 28 LEAD SSOP PIN NAME 1 MODE Digital input 2 MCLK Digital input 3 BCLK Digital input/output 4 LRCLK Digital input/output 5 DVDD 6 DGND 7 DIN1 Digital input 8 DIN2 Digital input 9 DIN3 Digital input 10 DNC Do not connect 11 CSB/I2S Digital input 12 SCLK/IWL Digital input 13 SDIN/DM ...
Page 5
... Voltage range digital inputs Voltage range analogue inputs Master Clock Frequency Operating temperature range Storage temperature after soldering Notes: 1. Analogue and digital grounds must always be within 0.3V of each other for normal operation of the device. w WM8522 MIN MAX -0.3V +5V -0.3V +7V DGND -0.3V DVDD +0.3V AGND -0.3V AVDD +0 ...
Page 6
... WM8522 RECOMMENDED OPERATING CONDITIONS PARAMETER Digital supply range Analogue supply range AVDD, VREFP Ground AGND, VREFN, DGND Difference DGND to AGND Note: Digital supply DVDD must never be more than 0.3V greater than AVDD for normal operation of the device. ELECTRICAL CHARACTERISTICS Test Conditions AVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN = 0V, DGND = 0V, T ...
Page 7
... MCLKL t MCLKH t MCLKY A SYMBOL TEST CONDITIONS t MCLKH t MCLKL t MCLKY After MCLK stopped After MCLK re-started 48kHz, MCLK = 256fs unless MIN TYP MAX 1000 40:60 60: 0.5 1 PD, Rev 4.1, July 2009 WM8522 UNIT μs MCLK cycle 7 ...
Page 8
... WM8522 DIGITAL AUDIO INTERFACE – MASTER MODE BCLK WM8522 LRCLK DAC DIN1/2/3 3 Figure 2 Audio Interface - Master Mode BCLK (Output) LRCLK (Output) DIN1/2/3 Figure 3 Digital Audio Data Timing – Master Mode Test Conditions AVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN, DGND = 0V, T otherwise stated. ...
Page 9
... BCLK rising edge Table 3 Digital Audio Data Timing – Slave Mode w DSP/ DECODER t t BCH BCL t BCY LRH o = +25 C, Slave Mode 48kHz, MCLK = 256fs unless otherwise A TEST CONDITIONS WM8522 t LRSU MIN TYP MAX UNIT PD, Rev 4 ...
Page 10
... WM8522 MPU INTERFACE TIMING Figure 6 SPI Compatible Control Interface Input Timing Test Conditions AVDD = 5V, DVDD = 3.3V, AGND, DGND = 0V, T PARAMETER SCLK/IWL rising edge to CSB/I2S rising edge SCLK/IWL pulse cycle time SCLK/IWL pulse width low SCLK/IWL pulse width high SDIN/DM to SCLK/IWL set-up time ...
Page 11
... INTERNAL POWER ON RESET CIRCUIT Figure 7 Internal Power on Reset Circuit Schematic The WM8522 includes an internal Power-On-Reset Circuit, as shown in Figure 7, which is used reset the digital logic into a default state after power up. The POR circuit is powered from DVDD and monitors DVDD. It asserts PORB low if DVDD is below a minimum threshold. ...
Page 12
... In Slave mode the WM8522 has a master clock detection circuit that automatically determines the relationship between the system clock frequency and the sampling rate (to within +/- 32 master clocks). If there is a greater than 32 clocks error the interface defaults to 768fs mode. The WM8522 is tolerant of phase variations or jitter on the master clock. Table 6 shows the typical master clock frequency inputs for the WM8522 ...
Page 13
... Enable IZD, MUTE becomes an output to indicate when IZD occurs. L=IZD not detected, H=IZD detected. 0.001 0.002 0.003 Time(s) 384fs 512fs 768fs 12.288 16.384 24.576 16.9340 22.5792 33.8688 18.432 24.576 36.864 36.864 Unavailable Unavailable DESCRIPTION 0.004 0.005 PD, Rev 4.1, July 2009 WM8522 MID 0.006 13 ...
Page 14
... However if the pin is connected to a high impedance, or left floating, then when all three internal zero flags are raised the WM8522 will also drive a weak logic high signal on the MUTE pin (output impedance 10kOhms) which can be used to drive an external device not possible to perform analogue mute in Hardware mode. ...
Page 15
... DAC Figure 11 Slave Mode In Master mode, LRCLK and BCLK are outputs from the WM8522 (Figure 12). LRCLK and BCLK are generated by the WM8522. DIN1/2/3 are sampled by the WM8522 on the rising edge of BCLK. By setting control bit BCP the polarity of BCLK may be reversed so that DIN1/2/3 are sampled on the falling edge of BCLK ...
Page 16
... Any mark to space ratio is acceptable on LRCLK provided the rising edge is correctly positioned. LEFT JUSTIFIED MODE In left justified mode, the MSB of DIN1/2/3 is sampled by the WM8522 on the first rising edge of BCLK following a LRCLK transition. LRCLK is high during the left samples and low during the right samples, see Figure 13. ...
Page 17
... Production Data RIGHT JUSTIFIED MODE In right justified mode, the LSB of DIN1/2/3 is sampled by the WM8522 on the rising edge of BCLK preceding a LRCLK transition. LRCLK are high during the left samples and low during the right samples, see Figure 14. Figure 14 Right Justified Mode Timing Diagram ...
Page 18
... Figure 16 DSP Mode A Timing Diagram – DAC Data Input DSP MODE B In DSP mode B, the MSB of DAC channel 1 left data is sampled by the WM8522 on the first BCLK rising edge following a LRCLK rising edge. DAC channel 1 right and DAC channels 2 and 3 data follow DAC channel 1 left data (Figure 17). ...
Page 19
... Production Data SOFTWARE CONTROL INTERFACE OPERATION The WM8522 is controlled using a 3-wire serial interface in software mode or pin programmable in hardware mode. The control mode is selected by the state of the MODE pin. 3-WIRE (SPI COMPATIBLE) SERIAL CONTROL MODE SDIN/DM is used for the program data, SCLK/IWL is used to clock in the program data and CSB/I2S is used to latch the program data ...
Page 20
... WM8522 DAC OUTPUT CONTROL The DAC output control word determines how the left and right inputs to the audio Interface are applied to the left and right DACs: REGISTER ADDRESS DAC Control DAC DIGITAL AUDIO INTERFACE CONTROL REGISTER Interface format is selected via the FMT[1:0] register bits: ...
Page 21
... Note: 32-bit right justified mode is not supported. In all modes, the data is signed 2's complement. The digital filters always input 24-bit data. If the DAC is programmed to receive bit data, the WM8522 pads the unused LSBs with zeros. If the DAC is programmed into 32 bit mode, the 8 LSBs are ignored. ...
Page 22
... WM8522 SOFTMUTE The digital muting function used in Software and Hardware mode applies a softmute with the operating characteristics shown in Figure 19. 1.5 1 0.5 0 -0.5 -1 -1.5 -2 -2.5 0 Figure 19 Soft Mute Operation When the softmute is applied the output of the device will decay towards V approximately 64 input samples. When the mute is released, either manually or automatically by the chip, the output will restart immediately from the current input sample ...
Page 23
... Production Data SOFTWARE MODE The WM8522 can be muted in a number of different ways when in software mode (MODE pin pulled low). Refer to Figure 20 which shows a representation of the interaction between functions described below. Figure 20 Internal Mute Logic w WM8522 PD, Rev 4.1, July 2009 23 ...
Page 24
... An overall MUTE to all channels can be applied by using the MUTEALL register. REGISTER ADDRESS MUTE PIN AS INPUT The WM8522 can be muted externally by driving the MUTE pin high. When the MUTE pin is driven low the device will never automute, although direct mutes can still be applied via the DMUTE or MUTEALL registers. ...
Page 25
... Table 12 Effect of DZFM on Mute Pin Decode When the Mute pin is used as an output, its logic level remains connected to the DZFM selector inside the chip (see figure 1). So, when the WM8522 drives the Mute pin high, the output DACs will also softmute as described by Table 13. ...
Page 26
... DAC DEEMPH POWERDOWN MODE AND DAC DISABLE Setting the PDWN register bit immediately powers down the DACs on the WM8522, overriding the DACD powerdown bits control bits. All trace of the previous input samples are removed, but all control register settings are preserved. When PDWN is cleared the digital filters will be reinitialised ...
Page 27
... REGISTER ADDRESS Interface Control MASTER MODE SELECT Control bit MS selects between audio interface Master and Slave Modes. In Master mode LRCLK and BCLK are outputs and are generated by the WM8522. In Slave mode LRCLK and BCLK are inputs to WM8522. REGISTER ADDRESS Interface Control MASTER MODE LRCLK FREQUENCY SELECT In Master mode the WM8522 generates LRCLK and BCLK ...
Page 28
... WM8522 MUTE PIN DECODE The MUTE pin can either be used as an output or an input. When used as an input the MUTE pins action can be controlled by setting the DZFM bit to select the corresponding DAC for applying the MUTE to output its meaning is selected by the DZFM control bits. By default selecting the MUTE pin to represent if DAC1 has received more than 1024 midrail samples will cause the MUTE pin to assert a softmute on DAC1 ...
Page 29
... Store RDA3 and update attenuation on all channels. 11111111 Digital Attenuation data for all DAC channels in 0.5dB steps. See Table 16 (0dB) Not latched Controls simultaneous update of all Attenuation Latches 0: Store gain in intermediate latch (no change to output) 1: Store gain and update attenuation on all channels. WM8522 DESCRIPTION PD, Rev 4.1, July 2009 29 ...
Page 30
... The device will be held in this reset state until a subsequent register write to any address is completed. REGISTER MAP The complete register map is shown below. The detailed description can be found in the relevant text of the device description. The WM8522 can be configured using the Control Interface. All unused bits should be set to ‘0’. REGISTER B15 B14 B13 B12 ...
Page 31
... Interface Format Select Right justified mode 01: Left justified mode 2 10 mode 11: DSP modes WM8522 DESCRIPTION Left Output Right Output Mute Mute Left Mute Right Mute (L+R)/2 Mute Mute Left Left Left Right ...
Page 32
... WM8522 REGISTER BIT LABEL ADDRESS 2 LRP 3 BCP 5:4 IWL[5:4] 8:6 PHASE [8:6] R4 7:0 LDA2[7:0] (04h) Digital 8 UPDATE Attenuation DACL2 R5 7:0 RDA2[7:0] (05h) Digital 8 UPDATE Attenuation DACR2 R6 7:0 LDA3[7:0] (06h) Digital 8 UPDATE Attenuation DACL3 7:0 R7 RDA3[7:0] (07h) Digital 8 UPDATE Attenuation DACR3 R8 7:0 MASTDA (08h) [7:0] Master 8 UPDATE Digital Attenuation (all channels) ...
Page 33
... MUTE pin decode enable 1: MUTE pin decode disable 000000000 Writing to register 11111 will cause a register reset, resetting all register bits to their default values. The device will be held in this reset state until a subsequent register write to any address is completed WM8522 DESCRIPTION PD, Rev 4.1, July 2009 33 ...
Page 34
... WM8522 DIGITAL FILTER CHARACTERISTICS PARAMETER Passband Passband ripple Stopband Stopband Attenuation Group Delay Table 17 Digital Filter Characteristics DAC FILTER RESPONSES 0 -20 -40 -60 -80 -100 -120 0 0.5 1 1.5 Frequency (Fs) Figure 21 DAC Digital Filter Frequency Response – 44.1, 48 and 96kHz 0 -20 -40 -60 -80 0 0.2 0.4 Frequency (Fs) Figure 23 DAC Digital Filter Frequency Response – ...
Page 35
... Figure 29 De-Emphasis Frequency Response (48kHz 0.5 0 -0.5 -1 -1 Figure 26 De-Emphasis Error (32kHz) 0.4 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0 Figure 28 De-Emphasis Error (44.1kHz) 1 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0 Figure 30 De-Emphasis Error (48kHz) WM8522 Frequency (kHz Frequency (kHz Frequency (kHz) PD, Rev 4.1, July 2009 ...
Page 36
... WM8522 APPLICATIONS INFORMATION RECOMMENDED EXTERNAL COMPONENTS RECOMMENDED EXTERNAL COMPONENTS VALUES COMPONENT SUGGESTED VALUE REFERENCE C1 and C4 10μF C2, C3, C5 0.1μF C6 100μF C7 0.1μF C8 10μF C9 0.1μF R1 33Ω Table 18 External Components Description w DESCRIPTION De-coupling for DVDD and AVDD. De-coupling for DVDD and AVDD. ...
Page 37
... Figure 31 Recommended 1st Order Low Pass Filter Note: Capacitors should be COG dielectric. An external single pole RC filter is recommended for each channel (see Figure 31) if the device is driving a wideband amplifier. However the WM8522 does contain an internal low pass filter which should be adequate in most applications. w Ω ...
Page 38
... WM8522 PACKAGE DIMENSIONS DS: 28 PIN SSOP (10.2 x 5.3 x 1.75 mm Dimensions Symbols (mm) MIN NOM A ----- A 0. 1.65 1. 0.22 c 0.09 D 9.90 10.20 e 0.65 BSC E 7.40 7.80 E 5.00 5. 0.55 0.75 L 1.25 REF 1 o θ 0 JEDEC.95, MO-150 REF: NOTES: A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS. B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE. C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.20MM. ...
Page 39
... Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person. ADDRESS: Wolfson Microelectronics plc Westfield House 26 Westfield Road Edinburgh EH11 2QB United Kingdom Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001 Email :: sales@wolfsonmicro.com w WM8522 PD, Rev 4.1, July 2009 39 ...