PIC24F16KA102-I/SP Microchip Technology, PIC24F16KA102-I/SP Datasheet - Page 27

• Manufacturer Part Number: PIC24F16KA102-I/SP
• Description: IC PIC MCU FLASH 16K 28-DIP
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 24Fr

Specifications of PIC24F16KA102-I/SP

• Program Memory Type: FLASH
• Program Memory Size: 16KB (5.5K x 24)
• Package / Case: 28-DIP (0.300", 7.62mm)
• Core Processor: PIC
• Core Size: 16-Bit
• Speed: 32MHz
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 24
• Eeprom Size: 512 x 8
• Ram Size: 1.5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 9x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC24F
• Core: PIC
• Data Bus Width: 16 bit
• Data Ram Size: 1.5 KB
• Interface Type: I2C/IrDA/SPI/UART
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 24
• Number Of Timers: 3
• Operating Supply Voltage: 1.8 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: 52713-733, 52714-737, 53276-922, EWDSPIC
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, DM240001
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 9-ch x 10-bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: MA240017 - MODULE PLUG-IN PIC24F16KA102 PIM
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

4.0
As with Harvard architecture devices, the PIC24F
microcontrollers feature separate program and data
memory space and busing. This architecture also
allows the direct access of program memory from the
data space during code execution.
4.1
The program address memory space of the PIC24F
devices is 4M instructions. The space is addressable by
a 24-bit value derived from either the 23-bit Program
Counter (PC) during program execution, or from a table
operation or data space remapping, as described in
Section 4.3 “Interfacing Program and Data Memory
Spaces”.
FIGURE 4-1:
© 2009 Microchip Technology Inc.
Note:
MEMORY ORGANIZATION
Program Address Space
Memory areas are not displayed to scale.
PROGRAM SPACE MEMORY MAP FOR PIC24F16KA102 FAMILY DEVICES
Device Config Registers
Alternate Vector Table
Interrupt Vector Table
(2816 instructions)
PIC24F08KA102
Program Memory
GOTO Instruction
Unimplemented
Data EEPROM
Reset Address
DEVID (2)
Reserved
Reserved
Reserved
Read ‘0’
Flash
Preliminary
PIC24F16KA102 FAMILY
The user access to the program memory space is
restricted to the lower half of the address range
(000000h to 7FFFFFh). The exception is the use of
TBLRD/TBLWT operations, which use TBLPAG<7> to
permit access to the Configuration bits and Device ID
sections of the configuration memory space.
Memory maps for the PIC24F16KA102 family of
devices are displayed in Figure 4-1.
Device Config Registers
Alternate Vector Table
Interrupt Vector Table
(5632 instructions)
PIC24F16KA102
Program Memory
GOTO Instruction
Unimplemented
Reset Address
Data EEPROM
User Flash
DEVID (2)
Reserved
Reserved
Reserved
Read ‘0’
000000h
000002h
000004h
0000FEh
000100h
000104h
0001FEh
000200h
0015FEh
002BFE
7FFE00h
7FFFFFh
800000h
F7FFFEh
F80000h
F80010h
F80012h
FEFFFEh
FF0000h
FFFFFFh
DS39927B-page 25